1. Home
  2. Siemens EDA Software
  3. IC Tool Portfolio
  4. Catapult HLS & Verification
  5. High-Level Verification

High-Level Verification Solutions

Providing class-leading products and methodology for High-Level design, Siemens delivers solutions at multiple points of the design process. Design Checking, Code and Functional Coverage and Formal verification for C++ and SystemC equivalence checking.

HLS & HLV Upcoming EventsHLS & HLV Resource Library

Catapult High-Level Verification Solutions

Accelerate your High-Level Verification (HLV) flow with known and trusted methods using the Catapult HLV Platform. Reduce your overall SoC verification turnaround time and costs by up to 80% leveraging High-Level Design Checking, Code/Functional Coverage, and static plus formal methods.

catapult-design-checker-feature
all

Catapult Design Checker

Lint and formal analysis to validate your High-Level Synthesis source for correctness before synthesis or simulation. Avoid design problems and QoR issues that can occur when coding for HLS when using C++ or SystemC.

fc catapult coverage
all

Catapult Coverage

Provides HLS-aware code coverage, including statement, branch, condition, FEC, and array access coverage. SystemVerilog inspired functional coverage with support for covergroups, coverpoints, bins, and crosses.

Catapult Formal Verification Tools Flow
all

Catapult Formal Verification Tools

Formally find mistakes, ambiguities and problem design issues or user constraint mistakes early in the HLS process. Even with differences in timing, and interfaces, Catapult Formal enables verification and a coverage closure flow.

VIRTUAL HLS SEMINAR

Catapult Customers Discuss their Real-World use of HLS

The past several years have seen an explosion in the adoption of HLS for chip design driven by increasing design and verification complexity as well as time to market pressures. Catapult HLS enables designers to get their chips to market faster by shortening the overall design and verification flow.