Formally find ambiguities and undesirable design issues, and user constraint problems early in the HLS design and verification process. CFormal Apps target specific logic areas with specific preset tests and property checks. CFormal Tools enable verification and coverage closure flow at C-level.
HL centric apps are plug-in compatible with existing RTL flows & UVM principles, targeting:
Catapult Design Checker provides multiple pushbutton static and formal checking modes that lessen the need for simulation-based verification of your design. Coding issues, design source ambiguities, QoR concerns, and sources of potential HLS C++/SystemC to RTL mismatches are rapidly caught and feedback is provided as to the source and cause.
Formally search for differences between the HLS model the HLS setup and created RTL. Significantly reduces the time and effort to establish confidence that the intended functionality is maintained without requiring exhaustive simulation. Mismatches are formally proven and flagged with counter-examples.
The Catapult High-Level Synthesis (HLS) On-Demand training library contains a set of learning paths with modules to introduce Engineers to HLS and High-Level Verification.
A group to discuss the finer points of Design and Verification using Siemens EDA's HLS & HLV tools. Join the discussion on new topics, features, content, and technical experts.
A free and open set of libraries implemented in standard C++ for bit-accurate hardware and software design. It's an open community for exchange of knowledge and IP for HLS that can be used to accelerate both research and design.
Blog covering next generation High-Level Synthesis (HLS) design and verification methodologies and techniques.
Helping you achieve maximum business impact by addressing complex technology and enterprise challenges with a unique blend of development and design experience and methodology expertise.
