{"showBreadcrumbs":true,"breadcrumbs":[{"title":"Siemens EDA Software","path":"/en-US/"},{"title":"IC Tool Portfolio","path":"/en-US/ic"},{"title":"Catapult HLS & Verification","path":"/en-US/ic/catapult-high-level-synthesis"},{"title":"High-Level Verification","path":"/en-US/ic/catapult-high-level-synthesis/hls-verification"},{"title":"SLEC System","path":""}],"tagline":"Overview","title":"C++/SystemC/RTL Formal","description":"Formally verify the correctness of hand-written RTL vs High-Level models using Sequential Logic Equivalence Checking. Even with differences in language, timing, and interfaces, SLEC-System verifies manual RTL with SLEC-HLS proving C++ vs Catapult generated RTL.","pricingCurrency":"US$","image":{"url":"https://images.sw.cdn.siemens.com/siemens-disw-assets/public/7bYm5D0BUOcEc66s9yejQT/en-US/FC_SLEC-SystemFlow_640x480.svg?w=640","alt":"slec system flow promo\n\n","linkData":"{\"name\":\"slec-system-flow-promo-640x480.jpg\",\"id\":\"7bYm5D0BUOcEc66s9yejQT\",\"contentType\":\"image/svg+xml\"}"},"primaryButton":{"text":"Read Fact Sheet","resource":{"ids":["1k67KCAvICWaDj7NENUIcD"],"mode":"selected","query":{"q":"SLEC System","sorts":[{"field":"publishedDate","order":"desc"}],"filters":[{"field":"collection","values":["resource"],"operator":"OR"}],"postFilters":[],"verboseLocalization":true},"idsQuery":{"size":1,"filters":[{"field":"collection","values":["resource"],"operator":"OR"},{"field":"id","values":["1k67KCAvICWaDj7NENUIcD"],"operator":"OR"}],"verboseLocalization":true}},"env":"master","locale":"en-US"},"secondaryButton":{"text":"Read White Paper","resource":{"ids":["3reR7fz4DH3YQxIEYy6cKy"],"mode":"selected","query":{"q":"Renesas","sorts":[{"field":"publishedDate","order":"desc"}],"filters":[{"field":"collection","values":["resource"],"operator":"OR"}],"postFilters":[{"field":"resourceType","values":[],"operator":"OR"}],"verboseLocalization":true},"idsQuery":{"size":1,"filters":[{"field":"collection","values":["resource"],"operator":"OR"},{"field":"id","values":["3reR7fz4DH3YQxIEYy6cKy"],"operator":"OR"}],"verboseLocalization":true}},"env":"master","locale":"en-US","leftIcon":false}}
Overview

C++/SystemC/RTL Formal

Formally verify the correctness of hand-written RTL vs High-Level models using Sequential Logic Equivalence Checking. Even with differences in language, timing, and interfaces, SLEC-System verifies manual RTL with SLEC-HLS proving C++ vs Catapult generated RTL.

slec system flow promo
{"sectionHeading":{"heading":{"align":"text-center","tagline":"KEY FEATURES","heading":"Formal Verification of C++/SystemC/RTL","showContainer":true},"desc":"<p>When designers move high-level design descriptions into RTL, or make power optimizations to RTL, they need to know if the result is functionally equivalent to the original, possibly high-level description. SLEC delivers solutions for manual, HLS, and power optimization RTL verification.</p>"},"items":[{"title":"Leading Formal Equivalency Checking","subtitle":"SLEC SOLUTIONS","description":"<p>Paired with a range of best-in-class engines, this powerful verification approach enables bug hunting, bounded-check, and full-proof strategies. SLEC is designed to complement typical simulation-based verification, and it is integrated with debug tools like Siemens EDA Visualizer for understanding falsifications.</p>","image":"https://images.sw.cdn.siemens.com/siemens-disw-assets/public/1O15JTN5ZK565Vc9hbU4za/en-US/FC_SLECSolutions_640x480.svg?w=640&q=60","imageAlt":"SLEC system comprehensive formal verification flow depicting solutions","imageTitle":"SLEC system comprehensive formal verification flow depicting solutions","rightIcon":"fal fa-long-arrow-right fa-lg"},{"title":"Manual Formal Equivalence Checking","subtitle":"SLEC-SYSTEM","description":"<p>For the toughest manual formal verification challenges involving complex implementations in hand-coded RTL. SLEC-System delivers capabilities enabling formal proof of design blocks as challenging as double precision floating point multiplication, mult-add and other problems that simply cannot be exhaustively simulated in RTL.</p>","image":"https://images.sw.cdn.siemens.com/siemens-disw-assets/public/5n4YjpmKaJ4qYwToY3G7vD/en-US/FC_SLECSYSTEM_640x480.svg?w=640&q=60","imageAlt":"SLEC-System Sequential Formal Verification flow","imageTitle":"SLEC-System Sequential Formal Verification flow","rightIcon":"fal fa-long-arrow-right fa-lg"}],"env":"master","locale":"en-US"}
KEY FEATURES

Formal Verification of C++/SystemC/RTL

When designers move high-level design descriptions into RTL, or make power optimizations to RTL, they need to know if the result is functionally equivalent to the original, possibly high-level description. SLEC delivers solutions for manual, HLS, and power optimization RTL verification.

SLEC SOLUTIONS

Leading Formal Equivalency Checking

<p>Paired with a range of best-in-class engines, this powerful verification approach enables bug hunting, bounded-check, and full-proof strategies. SLEC is designed to complement typical simulation-based verification, and it is integrated with debug tools like Siemens EDA Visualizer for understanding falsifications.</p>

SLEC system comprehensive formal verification flow depicting solutions

SLEC-SYSTEM

Manual Formal Equivalence Checking

<p>For the toughest manual formal verification challenges involving complex implementations in hand-coded RTL. SLEC-System delivers capabilities enabling formal proof of design blocks as challenging as double precision floating point multiplication, mult-add and other problems that simply cannot be exhaustively simulated in RTL.</p>

SLEC-System Sequential Formal Verification flow

Ready to have a conversation about SLEC System?

Any questions you may have, we have answers.

Email us

image of arrows

Join the IC Design Community

Join the discussion on new topics, features, content, and technical experts.

two squares on top of each other

Catapult Support

Access detailed documentation, on-demand training resources and more.

Consulting Services Icon

EDA Consulting

Helping you achieve maximum business impact by addressing your complex technology and enterprise challenges with a unique blend of development experience, design knowledge, and methodology expertise.