1. Home
  2. Siemens EDA Software
  3. IC Tool Portfolio
  4. Tessent
  5. Tessent Test Solutions
  6. Tessent Multi-Die

Tessent Advanced DFT

Tessent Multi-Die

Next-generation devices increasingly feature complex architectures that connect dies vertically (3D IC) or side-by-side (2.5D) and behave as a single device. Tessent Multi-die software delivers comprehensive automation for the highly complex design for test (DFT) tasks associated with these designs.

Read eBookRead fact sheet

Why Tessent Multi-die?

Dramatically speed and simplify critical design-for-test (DFT) tasks for next-generation integrated circuits (ICs) based on 2.5D and 3D architectures with Tessent Multi-die.

Solve complex 3D stacking challenges

Tessent Multi-die provides a comprehensive DFT automation solution for highly complex tasks associated with 2.5D and 3D IC designs and works seamlessly with Tessent TestKompress, Streaming Scan Network and IJTAG software.

Seamless integration

Tessent Multi-die seamlessly integrates with other Tessent products using an integrated Tessent platform.

Automate 3D IC DFT

Faster, simpler DFT enables IC design teams to generate compliant hardware rapidly. DFT technology that keeps pace with multi-dimensional designs allows for quicker test implementation and optimized manufacturing test costs.

Solving Test Challenges of Multi-die Designs

Watch as Vidya Neerkundar, Tessent Product Manager, explains how Tessent Multi-die enables fully automated implementation of DFT for designs that scale sideways (2.5D devices), are stacked on top of one another (3D), or combine both configurations and how the architecture for each die can stay independent regardless of what logic needs to be tested within or across the dies.

3D IC design solutions

Explore and deliver product differentiation faster using 3D heterogeneous integration of node and performance-optimized chiplets with Siemens EDA's market-leading 3D IC technology solution.

engineer holding a PCB chip.
White Paper

Affordable/comprehensive DFT of 3D stacking die devices

Facing manufacturing limitations with respect to die sizes? These advanced designs already push current design-for-test solutions to the limits. In this paper, we outline a path to scalable DFT solutions into the third dimension to deliver an affordable and comprehensive answer to this question.

A photo of an arc of a semiconductor wafer in blue tones

Learn more

Webinar
all

DFT for chiplets and 3D IC's using Tessent Multi-die

DFT for chiplets must be general purpose to be tested stand alone and easy to test after assembly in 2.5D/3D devices. Learn how to use Tessent Multi-die and still adhere to standards like IEEE 1149.1, IEEE 1500 and IEEE 1838.

Press Release
all

Siemens and TSMC collaborate on tool certifications

Siemens announces that ongoing collaboration with longtime partner TSMC has successfully achieved multiple new product certifications and project milestones for TSMC’s newest and most advanced processes.

Picture of an integrated circuit chip on a dark bluish purple printed circuit board with traces in every direction lit up in light blue. There are also spots of gold lights in various areas surrounding the chip.
White Paper
all

AI chip DFT techniques for aggressive time-to-market

AI chips have aggressive time-to-market goals. Designers can shave significant time off of DFT and silicon bring up using the techniques described in this paper.

Webinar
all

Implementing DFT in 2.5/3D designs using Tessent

Learn how design for test (DFT) stakeholders can use Tessent Multi-die software for automation of highly complex DFT tasks associated with 2.5D and 3D designs

Tessent Test Multi-die fact sheet - image v1
Fact Sheet
all

Tessent Multi-die software for 2.5D and 3D IC designs

The Tessent Multi-die software from Siemens EDA enables automation for 3D ICs. Download this fact sheet to learn more about Tessent Multi-die software

Video
all

SSN implementation on a large multi-die SoC

Intel Principal Engineer Dave Dehnert talks about using Tessent Streaming Scan Network on a large SoC.

Video
all

Silicon lifecycle redefines design for test

Janusz Rajski, Vice President of Engineering in the Tessent group presents a keynote at the 2023 European Test Symposium on the role of silicon lifecycle management in design for test (DFT).