Tessent Streaming Scan Network packetizes test data to dramatically reduce DFT implementation effort and reduce manufacturing test cost. By decoupling core-level and chip-level DFT requirements, each core can be designed with the most optimal compression configuration for that core.
Get in touch with our technical team: 1-800-547-3000
Tessent Streaming Scan Network delivers the promise of true hierarchical plug-n-play DFT. By decoupling core-level DFT configuration from chip level DFT resources, the DFT planning and implementation effort is dramatically reduced while simultaneously reducing manufacturing test cost.
With Tessent Streaming Scan Network, core and chip level DFT is completely decoupled. Core-level compression can be optimized without considering other cores or chip level resources. Decisions such as core grouping are made during pattern re-targeting rather than design time.
By eliminating top-level test mode muxing and routing of DFT signals from chip level pins to each core, routing and timing closure of DFT signals is dramatically simplified. Streaming Scan Network is ideal for tile-based design with abutment.
There is no need to compromise manufacturing test cost. Streaming Scan Network data packets contain 100 payloads. By combining automatic bandwidth tuning and local generation of DFT signals, whitespace is virtually eliminated from the test data. Identical cores can be tested at constant cost, with diagnosis support.
Tessent Silicon Lifecycle solutions provide IP and applications that detect, mitigate and eliminate risks throughout the IC lifecycle, from DFT through continuous IC monitoring.
The Siemens Support Center provides you with everything in one easy-to-use location – knowledgebase, product updates, documentation, support cases, license/order information, and more.
Helping you achieve maximum business impact by addressing complex technology and enterprise challenges with a unique blend of development and design experience and methodology expertise.