Tessent BoundaryScan

{"showBreadcrumbs":true,"breadcrumbs":[{"title":"Siemens EDA Software","path":"/en-US/"},{"title":"IC Tool Portfolio","path":"/en-US/ic"},{"title":"Silicon Lifecycle Solutions","path":"/en-US/ic/tessent"},{"title":"Tessent Test Solutions","path":"/en-US/ic/tessent/test"},{"title":"Tessent BoundaryScan","path":""}],"tagline":"Overview","title":"Tessent BoundaryScan","description":"Tessent BoundaryScan is a complete solution for automated generation and integration of on-chip test infrastructure, boundary scan, and test access port. ","pricingCurrency":"US$","image":{"url":"https://images.sw.cdn.siemens.com/siemens-disw-assets/public/1vbyjbfHBboH9zsy3cH46K/en-US/L4-BoundaryScan_feature-640x480.jpg?w=640","linkData":"{\"name\":\"L4-BoundaryScan feature-640x480\",\"id\":\"1vbyjbfHBboH9zsy3cH46K\",\"contentType\":\"image/jpeg\"}"},"secondaryButton":{"text":"Read Fact Sheet","env":"master","resource":{"ids":["745d8489-3ae2-4360-85e5-73e64cf3901a"],"mode":"selected","query":{"q":"boundaryScan","sorts":[{"field":"publishedDate","order":"desc"}],"filters":[{"field":"collection","values":["resource"],"operator":"OR"}],"postFilters":[],"verboseLocalization":true},"idsQuery":{"size":1,"filters":[{"field":"collection","values":["resource"],"operator":"OR"},{"field":"id","values":["745d8489-3ae2-4360-85e5-73e64cf3901a"],"operator":"OR"}],"verboseLocalization":true}},"locale":"en-US"},"phoneIcon":true,"moreInformation":"Get in touch with our technical team: 1-800-547-3000"}
Overview

Tessent BoundaryScan

Tessent BoundaryScan is a complete solution for automated generation and integration of on-chip test infrastructure, boundary scan, and test access port.


Get in touch with our technical team: 1-800-547-3000

Tessent BoundaryScan Resources

Tessent BoundaryScan supports standard 1149.1 boundary scan cells, 1149.1 and 1149.6 custom cells, and optionally, 1149.6 cells AC-coupled and/or differential I/O cells. It also provides a unique 1149.1-based solution for contactless testing of I/Os.

Key features

Comprehensive Boundary Scan and I/O Test

Tessent BoundaryScan logic can be accessed throughout the life of the IC, including manufacturing test at all package levels, silicon debug, and system verification to detect defects before shipment, reducing field support costs and increasing customer satisfaction.

{"items":[{"title":"Complete Boundary Scan and TAP Controller Integration","description":"<p>Tessent BoundaryScan automatically generates and integrates the RTL code for the TAP controller and boundary scan cells into the design RTL or gate-level netlist. It generates the scripts for logic synthesis, a boundary scan description language (BSDL) file, simulation testbenches, and test patterns for manufacturing test. </p>","image":"https://images.sw.cdn.siemens.com/siemens-disw-assets/public/3rVyhabQgryx170axKcHSC/en-US/tessent-feature-56211159-640x480.jpg?w=640&q=60","imageAlt":"IC schematics with light bursts | Tessent ScanPro includes the VersaPoint test point technology that directly targets ATPG pattern volume reduction of 2X to 4X in addition to increasing logic BIST test coverage. ","imageTitle":"IC schematics with light bursts | Tessent ScanPro includes the VersaPoint test point technology that directly targets ATPG pattern volume reduction of 2X to 4X in addition to increasing logic BIST test coverage. ","rightIcon":"fal fa-long-arrow-right fa-lg"},{"title":"Supports Multiple Formats","description":"<p>Tessent Boundary scan supports IEEE 1149.1 custom boundary scan cells and contactless I/O test and has an option for 1149.6 boundary scan support. </p>","image":"https://images.sw.cdn.siemens.com/siemens-disw-assets/public/5OSH2AsEuSPYnHo2yPT0Ix/en-US/tessent-promo-640x480.jpg?w=640&q=60","rightIcon":"fal fa-long-arrow-right fa-lg"},{"title":"IEEE 1687 IJTAG Interoperability","description":"<p>Tessent BoundaryScan automatically connects IJTAG networks and instruments to the newly inserted TAP controller and generates resulting Instrument Connectivity Language (ICL) files. I/O tests are generated in Procedural Description Language (PDL) format. Both SVF and PDL are supported for user-defined tests. </p>","image":"https://images.sw.cdn.siemens.com/siemens-disw-assets/public/4HorIh7N1zJoefqzhL3Myt/en-US/tessent-feature-82281647-640x480.jpg?w=640&q=60","imageAlt":"Stylized IC \"cityscape\" with bitcode rays emanating upwards | Tessent ScanPro is integrated into the end-to-end automation flow of Tessent Connect and includes advanced design introspection and editing capabilities. ","imageTitle":"Stylized IC \"cityscape\" with bitcode rays emanating upwards | Tessent ScanPro is integrated into the end-to-end automation flow of Tessent Connect and includes advanced design introspection and editing capabilities. ","rightIcon":"fal fa-long-arrow-right fa-lg"}],"env":"master","locale":"en-US"}

Complete Boundary Scan and TAP Controller Integration

<p>Tessent BoundaryScan automatically generates and integrates the RTL code for the TAP controller and boundary scan cells into the design RTL or gate-level netlist. It generates the scripts for logic synthesis, a boundary scan description language (BSDL) file, simulation testbenches, and test patterns for manufacturing test. </p>

IC schematics with light bursts | Tessent ScanPro includes the VersaPoint test point technology that directly targets ATPG pattern volume reduction of 2X to 4X in addition to increasing logic BIST test coverage.

Supports Multiple Formats

<p>Tessent Boundary scan supports IEEE 1149.1 custom boundary scan cells and contactless I/O test and has an option for 1149.6 boundary scan support. </p>

IEEE 1687 IJTAG Interoperability

<p>Tessent BoundaryScan automatically connects IJTAG networks and instruments to the newly inserted TAP controller and generates resulting Instrument Connectivity Language (ICL) files. I/O tests are generated in Procedural Description Language (PDL) format. Both SVF and PDL are supported for user-defined tests. </p>

Stylized IC "cityscape" with bitcode rays emanating upwards | Tessent ScanPro is integrated into the end-to-end automation flow of Tessent Connect and includes advanced design introspection and editing capabilities.

Ready to learn more about Tessent?

We're standing by to answer your questions.

Tessent Blog

Tessent Silicon Lifecycle solutions provide IP and applications that detect, mitigate and eliminate risks throughout the IC lifecycle, from DFT through continuous IC monitoring.

two squares on top of each other

Support Center

The Siemens Support Center provides you with everything in one easy-to-use location – knowledgebase, product updates, documentation, support cases, license/order information, and more.

EDA Consulting

Helping you achieve maximum business impact by addressing your complex technology and enterprise challenges with a unique blend of development experience, design knowledge, and methodology expertise.