Catapult C++/SystemC Synthesis

{"showBreadcrumbs":true,"breadcrumbs":[{"title":"Siemens EDA Software","path":"/en-US/"},{"title":"IC Tool Portfolio","path":"/en-US/ic"},{"title":"Catapult High-Level Synthesis","path":"/en-US/ic/catapult-high-level-synthesis"},{"title":"HLS Tools","path":"/en-US/ic/catapult-high-level-synthesis/hls"},{"title":"C++/SystemC Synthesis","path":""}],"tagline":"Overview","title":"C++/SystemC Synthesis","description":"Catapult is the leading HLS solution for ASIC and FPGA. Supporting C++ and SystemC, designers work in their preferred language, moving up in productivity and quality. With 80% less coding, and simulation speeds up to 1,000x faster than Verilog. HLS Design and verification is the edge you need.","pricingCurrency":"US$","image":{"url":"https://images.sw.cdn.siemens.com/siemens-disw-assets/public/5mcynlQGwLvqTMolttKEaI/en-US/Catapult_Screen_Shot_640x480.png?w=640","alt":"Catapult GUI image","linkData":"{\"name\":\"Catapult Screen Shot 640x480\",\"id\":\"5mcynlQGwLvqTMolttKEaI\",\"contentType\":\"image/png\"}"},"primaryButton":{"text":"Read Fact Sheet","env":"master","resource":{"ids":["117nas4GgrkL7g0WNcgyYw"],"mode":"selected","query":{"q":"Catapult High-Level Synthesis and Verification","sorts":[{"field":"publishedDate","order":"desc"}],"filters":[{"field":"collection","values":["resource"],"operator":"OR"}],"postFilters":[],"verboseLocalization":true},"idsQuery":{"size":1,"filters":[{"field":"collection","values":["resource"],"operator":"OR"},{"field":"id","values":["117nas4GgrkL7g0WNcgyYw"],"operator":"OR"}],"verboseLocalization":true}},"locale":"en-US"},"secondaryButton":{"text":"Read White Paper","env":"master","resource":{"ids":["jhRBjr5Xy91n3za0m6bOg"],"mode":"selected","query":{"q":"Chips&Media: Design and Verification of Deep Learning","sorts":[{"field":"publishedDate","order":"desc"}],"filters":[{"field":"collection","values":["resource"],"operator":"OR"}],"postFilters":[],"verboseLocalization":true},"idsQuery":{"size":1,"filters":[{"field":"collection","values":["resource"],"operator":"OR"},{"field":"id","values":["jhRBjr5Xy91n3za0m6bOg"],"operator":"OR"}],"verboseLocalization":true}},"locale":"en-US"}}
Overview

C++/SystemC Synthesis

Catapult is the leading HLS solution for ASIC and FPGA. Supporting C++ and SystemC, designers work in their preferred language, moving up in productivity and quality. With 80% less coding, and simulation speeds up to 1,000x faster than Verilog. HLS Design and verification is the edge you need.

Catapult GUI image
KEY FEATURES

Blazing Fast Design, Verification & Implementation

HLS is more than just turning C++/SystemC into RTL. Catapult delivers ASIC & FPGA “right first time” RTL for design, verification and implementation. Avoid surprises with Design Checking, improve functional coverage with Catapult Coverage, and close timing on the latest nodes with Catapult Physical.

{"items":[{"title":"Native Dual-Language Support of SystemC and C++","subtitle":"LANGUAGE FREEDOM ","description":"<p>C++ or SystemC is a choice that gives teams the flexibility to decide what is the most effective methodology for their design task. Whether it be the superior simulation and verification speed of sequential C++ with the AC data types (<a target=\"_blank\" rel=\"noopener noreferrer\" href=https://hlslibs.org/>hlslibs.org</a>), or explicit concurrency modeling with SystemC and MatchLib (using the AC types), Catapult has you covered.</p>","image":"https://images.sw.cdn.siemens.com/siemens-disw-assets/public/3VGssHQKYIdWxntOmEgt26/en-US/language-freedom-promo-640x480.jpg?w=640&q=60","imageAlt":"language freedom promo","imageTitle":"language freedom promo","rightIcon":"fal fa-long-arrow-right fa-lg"},{"title":"Catapult Design Checker Finds Bugs Before Synthesis","subtitle":"ADVANCED DESIGN CHECKING","description":"<p>Find coding bugs before you even knew you had them! Without a testbench and by using a blend of lint and formal engine analysis, Catapult identifies bad logic-creating uninitialized variables, array bounds violations, and other coding problems that can appear in C++ or SystemC. Catapult even provides feedback on potential HLS QoR problems before synthesis.</p>","image":"https://images.sw.cdn.siemens.com/siemens-disw-assets/public/6XL4ZlFAJuCS0iXvlq7WEu/en-US/advanced-design-checking-promo-640x480.jpg?w=640&q=60","imageAlt":"advanced design checking promo","imageTitle":"advanced design checking promo","rightIcon":"fal fa-long-arrow-right fa-lg"},{"title":"Catapult Coverage Accelerates Verification Before RTL","subtitle":"COVERAGE DRIVEN VERIFICATION","description":"<p>Use traditional RTL metrics such as statement, branch, expression, and toggle coverage. Combine with functional verification techniques from SystemVerilog to reach high quality HLS-aware coverage without slow and expensive RTL Simulation. Faster C++/SystemC simulation speeds boost your verification efforts and “right first time” RTL delivery.</p>","image":"https://images.sw.cdn.siemens.com/siemens-disw-assets/public/2ziVRRT4eXZcolO6SmgqWt/en-US/coverage-driven-verification-promo-640x480.jpg?w=640&q=60","imageAlt":"coverage driven verification","imageTitle":"coverage driven verification","rightIcon":"fal fa-long-arrow-right fa-lg"}],"env":"master","locale":"en-US"}

LANGUAGE FREEDOM

Native Dual-Language Support of SystemC and C++

<p>C++ or SystemC is a choice that gives teams the flexibility to decide what is the most effective methodology for their design task. Whether it be the superior simulation and verification speed of sequential C++ with the AC data types (<a target="_blank" rel="noopener noreferrer" href=https://hlslibs.org/>hlslibs.org</a>), or explicit concurrency modeling with SystemC and MatchLib (using the AC types), Catapult has you covered.</p>

language freedom promo

ADVANCED DESIGN CHECKING

Catapult Design Checker Finds Bugs Before Synthesis

<p>Find coding bugs before you even knew you had them! Without a testbench and by using a blend of lint and formal engine analysis, Catapult identifies bad logic-creating uninitialized variables, array bounds violations, and other coding problems that can appear in C++ or SystemC. Catapult even provides feedback on potential HLS QoR problems before synthesis.</p>

advanced design checking promo

COVERAGE DRIVEN VERIFICATION

Catapult Coverage Accelerates Verification Before RTL

<p>Use traditional RTL metrics such as statement, branch, expression, and toggle coverage. Combine with functional verification techniques from SystemVerilog to reach high quality HLS-aware coverage without slow and expensive RTL Simulation. Faster C++/SystemC simulation speeds boost your verification efforts and “right first time” RTL delivery.</p>

coverage driven verification

"With the Catapult Flow, RTL debug literally disappears. The C model is validated in its environment, and from there correct-by-construction RTL is created. This reduces the verification effort dramatically."

Giuseppe Bonanno, Senior Engineer R&D, STMicroelectronics

Ready to have a conversation about C++/SystemC?

Any questions you may have, we will have the answers!

Email us

image of arrows

Join the IC Design Community

Join the discussion on new topics, features, content, and technical experts.

two squares on top of each other

Catapult Support

Access detailed documentation, on-demand training resources and more.

EDA Consulting

Helping you achieve maximum business impact by addressing your complex technology and enterprise challenges with a unique blend of development experience, design knowledge, and methodology expertise.