Catapult brings lint and formal analysis to validate your C++/SystemC designs for correctness before synthesis. Avoid design problems associated with uninitialized memory reads, out of bound array accesses, incomplete switch statements and QoR issues that can occur when coding for HLS.
Verification at the C++ cuts costs by up to 80%
Catapult Design Checker provides multiple checking modes that remove the need for simulation-based debug of problems in your design. Coding issues, QoR problems, and potential C++/SystemC to RTL mismatches and ambiguities, are caught rapidly giving exact feedback as to the source and cause.
FIND QOR PROBLEMS
Finding common problems in coding before Synthesis is easy with Catapult Design Checker.
Custom Checking Mode
Catapult Design Checker enables the user to customize and prioritize checks to focus on pressing problems while reducing noise from already known issues.
Blog covering next generation High-Level Synthesis (HLS) design and verification methodologies and techniques.
The Catapult High-Level Synthesis (HLS) On-Demand training library contains a set of learning paths with modules to introduce Engineers to HLS and High-Level Verification.
Access detailed documentation, releases, resources and more.
Helping you achieve maximum business impact by addressing your complex technology and enterprise challenges with a unique blend of development experience, design knowledge, and methodology expertise.
Join the discussion on new topics, features, content, and technical experts.