Catapult Design Checker

{"showBreadcrumbs":true,"breadcrumbs":[{"title":"Siemens EDA Software","path":"/en-US/"},{"title":"IC Tool Portfolio","path":"/en-US/ic"},{"title":"Catapult High-Level Synthesis","path":"/en-US/ic/catapult-high-level-synthesis"},{"title":"High-Level Verification","path":"/en-US/ic/catapult-high-level-synthesis/hls-verification"},{"title":"Catapult Design Checker","path":""}],"tagline":"Overview","title":"Catapult Design Checker","description":"Catapult brings lint and formal analysis to validate your C++/SystemC designs for correctness before synthesis. Avoid design problems associated with uninitialized memory reads, out of bound array accesses, incomplete switch statements and QoR issues that can occur when coding for HLS.","pricingCurrency":"US$","image":{"url":"https://images.sw.cdn.siemens.com/siemens-disw-assets/public/3WAPq4TBbqaTmxJLxRvxh5/en-US/catapult-design-checker-promo-640x480.jpg?w=640","alt":"catapult design checker promo","linkData":"{\"name\":\"catapult-design-checker-promo-640x480\",\"id\":\"3WAPq4TBbqaTmxJLxRvxh5\",\"contentType\":\"image/jpeg\"}"},"primaryButton":{"text":"Read Fact Sheet","env":"master","resource":{"ids":["117nas4GgrkL7g0WNcgyYw"],"mode":"selected","query":{"q":"Catapult High-Level Synthesis and Verification","sorts":[{"field":"publishedDate","order":"desc"}],"filters":[{"field":"collection","values":["resource"],"operator":"OR"}],"postFilters":[],"verboseLocalization":true},"idsQuery":{"size":1,"filters":[{"field":"collection","values":["resource"],"operator":"OR"},{"field":"id","values":["117nas4GgrkL7g0WNcgyYw"],"operator":"OR"}],"verboseLocalization":true}},"locale":"en-US"},"secondaryButton":{"text":"Watch Webinar","env":"master","resource":{"ids":["WB66544246"],"mode":"selected","query":{"q":"Verification Signoff of HLS C++/SystemC Designs","sorts":[{"field":"publishedDate","order":"desc"}],"filters":[{"field":"collection","values":["resource"],"operator":"OR"}],"postFilters":[],"verboseLocalization":true},"idsQuery":{"size":1,"filters":[{"field":"collection","values":["resource"],"operator":"OR"},{"field":"id","values":["WB66544246"],"operator":"OR"}],"verboseLocalization":true}},"locale":"en-US"},"phoneIcon":false,"moreInformation":"Verification at the C++ cuts costs by up to 80%"}
Overview

Catapult Design Checker

Catapult brings lint and formal analysis to validate your C++/SystemC designs for correctness before synthesis. Avoid design problems associated with uninitialized memory reads, out of bound array accesses, incomplete switch statements and QoR issues that can occur when coding for HLS.


Verification at the C++ cuts costs by up to 80%

catapult design checker promo
KEY FEATURES

Formal & Static Lint for C++/SystemC

Catapult Design Checker provides multiple checking modes that remove the need for simulation-based debug of problems in your design. Coding issues, QoR problems, and potential C++/SystemC to RTL mismatches and ambiguities, are caught rapidly giving exact feedback as to the source and cause.

{"items":[{"title":"Static Lint for QoR ","subtitle":"FIND QOR PROBLEMS","description":"<p>Finding common problems in coding before Synthesis is easy with Catapult Design Checker.</p><p></p><p></p>","image":"https://images.sw.cdn.siemens.com/siemens-disw-assets/public/4BSzLzqUptBfEq3UZnJ6MR/en-US/static-lint-for-qor-promo-640x480.jpg?w=640&q=60","imageAlt":"static lint for qor","imageTitle":"static lint for qor","rightIcon":"fal fa-long-arrow-right fa-lg"},{"title":"Focus On Specific Problems","subtitle":"CUSTOM CHECKING TEST TAGLINE","description":"<p>Catapult Design Checker enables the user to customize and prioritize checks to focus on pressing problems while reducing noise from already known issues.</p>","image":"https://images.sw.cdn.siemens.com/siemens-disw-assets/public/6l3EttEj6mjNSFP93D6IPi/en-US/custom-checking-promo-640x480.jpg?w=640&q=60","imageAlt":"custom checking promo","imageTitle":"custom checking promo","rightIcon":"fal fa-long-arrow-right fa-lg"}],"env":"master","locale":"en-US"}

FIND QOR PROBLEMS

Static Lint for QoR

<p>Finding common problems in coding before Synthesis is easy with Catapult Design Checker.</p><p></p><p></p>

static lint for qor

CUSTOM CHECKING TEST TAGLINE

Focus On Specific Problems

<p>Catapult Design Checker enables the user to customize and prioritize checks to focus on pressing problems while reducing noise from already known issues.</p>

custom checking promo

Ready to have a conversation about Design Checker?

Any questions you may have, we will have the answers!

Email us

image of arrows

Join the IC Design Community

Join the discussion on new topics, features, content, and technical experts.

two squares on top of each other

Catapult Support

Access detailed documentation, on-demand training resources and more.

EDA Consulting

Helping you achieve maximum business impact by addressing your complex technology and enterprise challenges with a unique blend of development experience, design knowledge, and methodology expertise.