Catapult Coverage provides HLS-aware code coverage, including statement, branch, FEC, toggle and array access coverage, for C++/SystemC HLS designs. It also provides SV-inspired functional coverage with support for covergroups, coverpoints, bins and crosses within C++/SystemC test benches.
Use traditional RTL metrics such as statement, branch, expression, and toggle coverage, combined with functional verification techniques from SystemVerilog to reach high quality HLS-aware coverage without slow and expensive RTL Simulation.
<p>Catapult Coverage uses the Questa UCDB (Unified Coverage Database) thus providing users with a rich set of Verification Management tools. This includes the means to view, analyze and manage the coverage data, merge and rank coverage results from multiple tests, apply exclusions, generate desired reports and integrate test plans.</p>
<p>Catapult Coverage provides for SV-inspired functional coverage with support for Covergroups, Coverpoints, Bins, and Crosses within C++/SystemC test benches. A sample() method is also supported to specify when a cover group should be sampled. As with traditional RTL, this functional coverage can be linked to test plan requirements.</p>
<p>Catapult Coverage writes coverage data to the Questa UCDB (Unified Coverage Database) that provides the user with a complete set of post-processing Verification Management tools. This includes support for analysis and reporting of coverage results, merging and ranking of tests, applying exclusions and integration of test plans.</p>
Join the discussion on new topics, features, content, and technical experts.
Access detailed documentation, on-demand training resources and more.
Helping you achieve maximum business impact by addressing your complex technology and enterprise challenges with a unique blend of development experience, design knowledge, and methodology expertise.