1. Home

Digital Simulation

Large, complex system-on-chips require boosting verification productivity and managing resources more efficiently. Delivering product quality within tight schedules requires maximizing verification effectiveness to speed time to coverage closure, hit quality goals and improve debug productivity.

{"items":[],"resource":{"ids":["WB66544310"],"mode":"selected","query":{"q":"optimizing time","sorts":[{"field":"publishedDate","order":"desc"}],"filters":[{"field":"collection","values":["resource"],"operator":"OR"}],"postFilters":[],"verboseLocalization":true},"idsQuery":{"size":1,"filters":[{"field":"collection","values":["resource"],"operator":"OR"},{"field":"id","values":["WB66544310"],"operator":"OR"}],"verboseLocalization":true}},"env":"master"}
Trends & Technologies

Critical Challenges in Digital Simulation

The inclusion of multiple embedded processors and advanced interconnect systems, increasing software content, more functionality, and the configurability required by multi-platform based designs all require a functional verification solution that unifies a broad arsenal of verification solutions.

Coverage Closure

Auto-generated coverage models speed testbench programming for big gains in verification productivity while verification management reduces the time to perform regression testing and merge coverage results from hours to minutes.

Formal Technologies

Formal technologies root out obscure bugs through exhaustive analysis. Several specialized formal solutions complement simulation, boosting productivity by targeting verification tasks that are otherwise difficult to complete.

Functional Safety

Comprehensive verification and verification management reduce the risk of validating complex automotive designs and provide insight for coverage and metric driven flows required to satisfy ISO 26262.

Unified Debug

Debug is one of the most important verification technologies and is critical for achieving productivity in today's complex designs. Debug tools must provide maximum performance, capacity and automation.

UVM Support

UVM provides essential information about the operation of dynamic class-based testbenches in the familiar contexts of source code and waveform viewing, making it easier to understand the operation of verification environments.

Power Aware Verification

Power management verification in low power designs requires a comprehensive solution for verifying power management architectures, clock-domain crossings, power control logic, and power management in analog/mixed-signal designs.


Questa Verification Solutions

The Questa Verification Solution continues to evolve in response to the growing complexity of SoC designs. The increasing software content and configurability required by multi-platform based designs require a functional verification solution that unifies a broad arsenal of verification solutions.


Questa Simulation Resources

{"desc":"This site uses cookies in order to improve your user experience and to provide content tailored specifically to your interests. Detailed information on the use of cookies on this website is provided in our Privacy Policy. You can also manage your preferences there. By using this website, you consent to the use of cookies.","learnMoreText":"Learn More","learnMoreUrl":"https://new.siemens.com/global/en/general/cookie-notice.html","okText":"OK"}