Siemens EDA events and webinars

Join us for an overview of applying Machine Learning (ML) to RTL functional verification; including demos of automated ML applied to CDC verification and code and functional coverage analysis.

Join us to learn new technologies and techniques you can adopt today to increase your design and verification productivity, and get a sneak preview of our roadmap.

Join us to learn new technologies and techniques you can adopt today to increase your design and verification productivity, and get a sneak preview of our roadmap.

Managing the Complexity of an HEVC Encoder (Kvazaar) Implementation on FPGA with Catapult HLS

Dr. Panu Sjövall will shed light on how they were able to implement their embedded real-time HEVC intra encoder on HW with Catapult HLS.

Join us to learn new technologies and techniques you can adopt today to increase your design and verification productivity, and get a sneak preview of our roadmap.

Visit Siemens EDA at the Design Automation Conference. Attend our informative technical sessions and visit our show floor booth - # 2510 - to learn how Siemens can help you engineer a smarter future faster.

Osmosis A&D is about sharing the success in using formal techniques to address demanding verification of DO-254 compliant and other high-consequence systems - along with delivering sneak-previews of our future product roadmaps

This webinar introduces a simple and robust quantization methodology based on value range analysis.

This webinar will show how the Questa OneSpin Connectivity XL formal-based app can quickly specify, then exhaustively verify, all types of connectivity issues inside the largest SoC and 3DIC designs.

This webinar will describe the Avery and Questa protocol and memory verification solutions you need for your next silicon verification project whether in Datacenter, Storage, 3DIC, Networking, Automotive, or A&D applications.

Find out more about the webinar "Architectural Improvements for Low-Power and Functional Safety of Dataflow CNN Accelerators Using HLS".

In this webinar, you will learn how to implement concurrent assertions using SystemVerilog Assertions (SVA), and gain a deeper understanding of how they can complement your existing verification methodologies.

Learn how C++ and SystemC/MatchLib HLS is more than just converting SystemC to RTL. We’ll cover language choice, architecture exploration, power estimation and optimization that all work to deliver competitive RTL fast & cheap.

Learn how to design low-power, IPs/SOCs by including low-power techniques in your design flows and tracking power throughout the RTL development cycle to realize energy efficient designs. 

Design flow including HW/SW co-design and HLS that allows developers to migrate compute intensive functions from SW running on an embedded processor to a HW based accelerator as a loosely coupled bus-based peripheral.

Learn how you can use High-Level Synthesis to go from Python to synthesizable RTL to deploy a custom AI accelerator faster and easier than you thought possible. 

Osmosis is about sharing success in using formal techniques to solve IC verification challenges and networking with our R&D experts and piers in the IC verification field.

PLDA and Siemens EDA join to introduce you to PCIe 6.0, including architecture differences from prior generations, performance improvements, and how PCIe 6.0 compares from both a designer and verification perspective.

Join the online platform to learn how we collaborate with TSMC and mutual customers to develop innovative EDA technology.

Cornell intros HiSparse: accelerator on sparse-matrix dense-vector multiplication. Using both HLS implementation and simulation, their sparse accelerators deliver promising speedup with increased bandwidth and energy efficiency.

FNAL demos that a NN autoencoder model can be implemented in a radiation-tolerant ASIC to perform lossy data compression. This alleviates the data transmission problem while preserving the detector energy profile's critical info.

Access key presentations from Tessent, customers & partners at ITC 2022.

Along with its associated workshops & tutorials, ITC is the place to discover new DFT technologies, IC test, yield learning & in-life monitoring & analytics.