With a broad range of analysis capabilities, PowerPro helps you and your RTL designers visualize the power profile of IPs/blocks. This will allow you to take corrective action early in the RTL design process.
PowerPro RTL Power Estimation utilizes fast, physical engine under-the-hood combined with power-aware simulation to deliver highly accurate power estimates in the shortest turnaround time.
With a broad range of analysis capabilities, PowerPro helps you and your RTL designers visualize the power profile of IPs/blocks. This will allow you to take corrective action early in the RTL design process.
You can perform average and time-based power analysis for both RTL and gate-level designs using PowerPro. Time-based analysis is performed on a cycle-by-cycle basis with the ability to perform a moving average function on the peak power plot, if desired. The time-to-power for time-based power analysis at the finest resolution (cycle-accurate) is comparable to that of averaged analysis.
PowerPro supports a variety of switching activity formats including SAIF, QWAVE, FSDB, Virtual FSDB and direct streaming from Veloce emulation. You can report power in different configurations including power summary, hierarchical power, instance-wise power, power by clock domain, voltage domain and power domain. Power reports can be dumped in a variety of formats like text, html, csv and JSON.
Learn how to use PowerPro for power analysis/estimation at both RTL and gate-level and how to optimize power during RTL development for the lowest possible design power.
Access detailed documentation, releases, resources and more.
Join the discussion on new topics, features, content and technical experts.
Helping you achieve maximum business impact by addressing complex technology and enterprise challenges with a unique blend of development and design experience and methodology expertise.