Debug is one of the most important verification technologies and is critical for achieving productivity in today's complex designs. Companies need debug tools that provide maximum performance, capacity and automation for the complete system-on-chip design and verification cycle.
More complex designs that include more software create new requirements for block-to-system verification reuse and the need for system verification and debug. To avoid wasting cycles at the system level, it is critical to identify bugs as early as possible and improve debug productivity.
Visualizer Debug is a high-performance, high-capacity context-aware debugger that supports a complete logic verification flow, including simulation, emulation, prototyping and design, testbench, low-power, and assertion analysis.
Questa Verification IQ employs predictive and prescriptive verification analytics to accelerate closure, accelerate debug turnaround time, providing regression efficiency that transforms the verification process.
UVM-Aware Debug provides essential data on the operation of dynamic class-based testbenches in the familiar contexts of source code and waveform viewing, speeding overall debug time, even on today’s most complex SoCs and FPGAs.
Verification Academy provides the skills necessary to mature an organization's functional verification process capabilities, providing a methodological bridge between high-level value propositions and the low-level details.
Insight and updates on concepts, values, standards, methodologies, and examples to assist with the understanding of what advanced functional verification technologies can do and how to most effectively apply them.
The Verification Horizons publication provides concepts, values, methodologies and examples to assist with the understanding of what advanced functional verification technologies can do and how to most effectively apply them.