{"showBreadcrumbs":true,"breadcrumbs":[{"title":"Siemens EDA Software","path":"/en-US/"},{"title":"IC Packaging","path":"/en-US/ic-packaging"},{"title":"IC Packaging Solutions","path":"/en-US/ic-packaging/software"},{"title":"Package Signoff","path":""}],"tagline":"Overview","title":"Package Signoff","description":"Design verification of multiple die and substrate assemblies by identifying geometries per layer per die placement in the assembly. DRC and LVS is performed on the interface geometries between die with support for dies from multiple processes.","pricingCurrency":"US$","image":{"url":"https://images.sw.cdn.siemens.com/siemens-disw-assets/public/3CpoXAKHFGU5HtK2JMZeg1/en-US/calibre-3dstack-new-promo-640x480.jpg?w=640","alt":"calibre 3dstack new promo","linkData":"{\"name\":\"calibre-3dstack-new-promo-640x480\",\"id\":\"3CpoXAKHFGU5HtK2JMZeg1\",\"contentType\":\"image/jpeg\"}"},"secondaryButton":{"text":"Read White Paper","url":"https://resources.sw.siemens.com/en-US/white-paper-crossing-the-chasm-bringing-soc-and-package-verification-together-with","env":"master","locale":"en-US"}}
Overview

Package Signoff

Design verification of multiple die and substrate assemblies by identifying geometries per layer per die placement in the assembly. DRC and LVS is performed on the interface geometries between die with support for dies from multiple processes.

calibre 3dstack new promo
Key Features

Foundry/OSAT Driven Substrate Verification

When performance and time-to-market control potential profitability, using Calibre nmDRC for your physical verification enables success. Continually evolving to meet the demands of shrinking geometries and complex manufacturing methodologies, Calibre rule decks are proven long before you need them.

{"items":[{"title":"Signoff Verification of 2.5/3D Stacked Die Assemblies ","description":"<p>Provides complete design verification of stacked die assemblies and delivers 3D assembly LVS for assemblies such as stacked memories, stacked sensor arrays, interposer-based structures, and package-level RDL routing (wafer-level packaging). Errors and issues are cross-probed directly into the design for immediate attention. </p>","image":"https://images.sw.cdn.siemens.com/siemens-disw-assets/public/eIoRnzphNmazBcygjCyQG/en-US/sign-off-promo-640x480.jpg?w=640&q=60","imageAlt":"sign off","imageTitle":"sign off","rightIcon":"fal fa-long-arrow-right fa-lg"}],"env":"master","locale":"en-US"}

Signoff Verification of 2.5/3D Stacked Die Assemblies

<p>Provides complete design verification of stacked die assemblies and delivers 3D assembly LVS for assemblies such as stacked memories, stacked sensor arrays, interposer-based structures, and package-level RDL routing (wafer-level packaging). Errors and issues are cross-probed directly into the design for immediate attention. </p>

sign off

Ready to talk to someone today?

We're standing by to answer your questions.

Email us

Get in touch with our sales team 1-800-547-3000 or 1-503-685-8000