Xpedition Package Designer

{"showBreadcrumbs":true,"breadcrumbs":[{"title":"Siemens EDA Software","path":"/en-US/"},{"title":"IC Packaging","path":"/en-US/ic-packaging"},{"title":"IC Packaging Solutions","path":"/en-US/ic-packaging/software"},{"title":"Xpedition Package","path":""}],"tagline":"Overview","title":"Xpedition Package Designer","description":"Heterogeneous and homogeneous 2.5/3DIC Package physical implementation and manufacturing handoff ","pricingCurrency":"US$","image":{"url":"https://images.sw.cdn.siemens.com/siemens-disw-assets/public/4FsvYktkWZqp0Fjd4mQo4u/en-US/package-designer-promo-640x480.jpg?w=640","alt":"package designer","linkData":"{\"name\":\"package-designer-promo-640x480\",\"id\":\"4FsvYktkWZqp0Fjd4mQo4u\",\"contentType\":\"image/jpeg\"}"}}
Overview

Xpedition Package Designer

Heterogeneous and homogeneous 2.5/3DIC Package physical implementation and manufacturing handoff

package designer
Key Features

Physical Implementation & Manufacturing Handoff

Utilizing Layout Driven Design (LDD) technology, Xpedition Package Designer can construct a design from nothing by adding devices, BGAs, and interposers through multiple file format imports or by creating them on the fly.

{"items":[{"title":"Capacity for Tomorrow's Designs, Today ","description":"<p>A proven path to implementation for large complex packages eliminates the waiting and frustration of traditional tools. Rules and constraint-driven, automated place, route, and metal fill minimizes substrate respins and yield issues while producing consistent high-quality manufacturing output.</p>","image":"https://images.sw.cdn.siemens.com/siemens-disw-assets/public/4DnndUO5KIhfhB0TYxa8CM/en-US/design-promo-640x480.jpg?w=640&q=60","imageAlt":"design promo","imageTitle":"design promo","rightIcon":"fal fa-long-arrow-right fa-lg"},{"title":"Concurrent Team Design Reduces Design Time","description":"<p>Enable multiple designers to simultaneous access and edit the same design with real-time visibility of all active design activity. Set up is fast and easy, is not dependent on any logical or physical design partitioning, and supports design across local and global networks.</p>","image":"https://images.sw.cdn.siemens.com/siemens-disw-assets/public/6GtOEbeYdou0ZaEBw51QtC/en-US/concurrent-promo-640x480.jpg?w=640&q=60","imageAlt":"concurrent promo","imageTitle":"concurrent promo","rightIcon":"fal fa-long-arrow-right fa-lg"},{"title":"High-Performance Signal Routing","description":"<p>Patented sketch technology dramatically improves efficiency through automation while retaining designer control. The challenges of integrating high bandwidth memory (HBM) interfaces are simplified with automated route channel replication, while signal integrity critical signals are managed with integrated net tuning.</p>","image":"https://images.sw.cdn.siemens.com/siemens-disw-assets/public/74RKzf74ci6q78I6V0Wg5F/en-US/signal-routing-promo-640x480.jpg?w=640&q=60","imageAlt":"signal routing promo","imageTitle":"signal routing promo","rightIcon":"fal fa-long-arrow-right fa-lg"},{"title":"Yield Optimizing Metal Creation","description":"<p>A challenging area of advanced IC packaging is the creation and control of metal fill areas in order to meet the yield requirements of the substrate fabricator. This typically includes graduated degassing, metal balancing, acute angle checking, and stress relief features. These capabilities are rules-driven and automated minimizing false verification errors.</p>","image":"https://images.sw.cdn.siemens.com/siemens-disw-assets/public/XmQaPDUjDAny2YSmlUBTz/en-US/yield-optimizing-metal-creation-promo-640x480.jpg?w=640&q=60","imageAlt":"yield-optimizing-metal-creation-promo","imageTitle":"yield-optimizing-metal-creation-promo","rightIcon":"fal fa-long-arrow-right fa-lg"}],"env":"master","locale":"en-US"}

Capacity for Tomorrow's Designs, Today

<p>A proven path to implementation for large complex packages eliminates the waiting and frustration of traditional tools. Rules and constraint-driven, automated place, route, and metal fill minimizes substrate respins and yield issues while producing consistent high-quality manufacturing output.</p>

design promo

Concurrent Team Design Reduces Design Time

<p>Enable multiple designers to simultaneous access and edit the same design with real-time visibility of all active design activity. Set up is fast and easy, is not dependent on any logical or physical design partitioning, and supports design across local and global networks.</p>

concurrent promo

High-Performance Signal Routing

<p>Patented sketch technology dramatically improves efficiency through automation while retaining designer control. The challenges of integrating high bandwidth memory (HBM) interfaces are simplified with automated route channel replication, while signal integrity critical signals are managed with integrated net tuning.</p>

signal routing promo

Yield Optimizing Metal Creation

<p>A challenging area of advanced IC packaging is the creation and control of metal fill areas in order to meet the yield requirements of the substrate fabricator. This typically includes graduated degassing, metal balancing, acute angle checking, and stress relief features. These capabilities are rules-driven and automated minimizing false verification errors.</p>

yield-optimizing-metal-creation-promo