Accelerated confidence in simulation-based verification of RTL designs with control/serial bus interfaces such as I2C, SPI, UART, JTAG
A comprehensive memory VIP solution portfolio for I3C and I2C s used by system-on-chip (SoC) and IP designers to ensure comprehensive verification and protocol and timing compliance. Avery Verification IP for Control/Serial Buses implements a complete set of models, protocol checkers and compliance testsuite in 100% native SystemVerilog and UVM.
Deliverables
Avery Verification IP for Control/Serial Buses features include:
Protocol Family | Standard Organization | Sub Protocol | Models |
|---|---|---|---|
SMBUS | System Management Interface Forum | SMBUS Ver 3.1 | |
I2C | NXP | UM10204 | |
I3C | MIPI | I3C 1.1 | |
MIPI | I3C HCI 1.1 | ||
MIPI | I3C Basic 1.1 | ||
MIPI | I3C Debug 1.0 | ||
MIPI | SPP 2.0 | ||
MIPI | STP 2.2 |
We're standing by to answer your questions.
Get in touch with our sales team: 1-800-547-3000 or 1-503-685-8000
Verification Academy provides the skills necessary to mature an organization's functional verification process capabilities, providing a methodological bridge between high-level value propositions and the low-level details.
Insight and updates on concepts, values, standards, methodologies, and examples to assist with the understanding of what advanced functional verification technologies can do and how to most effectively apply them.
The Verification Horizons publication provides concepts, values, methodologies and examples to assist with the understanding of what advanced functional verification technologies can do and how to most effectively apply them.
