{"showBreadcrumbs":true,"breadcrumbs":[{"title":"Siemens EDA Software","path":"/en-US/"},{"title":"IC Tool Portfolio","path":"/en-US/ic"},{"title":"Advanced Verification","path":"/en-US/ic/questa"},{"title":"Questa Formal","path":"/en-US/ic/questa/formal-verification"},{"title":"Questa SLEC","path":""}],"tagline":"Overview","title":"Questa SLEC","description":"Using the “specification” RTL and the “implementation” RTL as input, the Questa SLEC formal app automatically compares the two code blocks using an exhaustive formal analysis. No knowledge of formal or property specification languages is required.","pricingCurrency":"US$","image":{"url":"//images.ctfassets.net/17si5cpawjzf/5XrDZTfawvF6B2roLKxLOd/c31a35d398c1a7d87c1fafd619bf3675/dvt-formal-verification-apps-questa-slec-flow-promo-640x480.jpg?w=640","alt":"image dvt-formal-verification flow diagram","linkData":"{\"name\":\"dvt-formal-verification-apps-questa-slec-flow-promo-640x480\",\"id\":\"5XrDZTfawvF6B2roLKxLOd\",\"contentType\":\"image/jpeg\"}"},"secondaryButton":{"text":"Read White Paper","resource":{"ids":["3reR7fz4DH3YQxIEYy6cKy"],"mode":"selected","query":{"q":"Renesas Solves High-Level Verification Challenges Using Formal Equivalence Checking","sorts":[{"field":"publishedDate","order":"desc"}],"filters":[{"field":"collection","values":["resource"],"operator":"OR"}],"postFilters":[{"field":"resourceType","values":["White Paper"],"operator":"OR"},{"field":"products.id","values":[],"operator":"OR"}],"verboseLocalization":true},"idsQuery":{"size":1,"filters":[{"field":"collection","values":["resource"],"operator":"OR"},{"field":"id","values":["3reR7fz4DH3YQxIEYy6cKy"],"operator":"OR"}],"verboseLocalization":true}},"env":"master"},"phoneIcon":true,"moreInformation":"Get in touch with our sales team 1-800-547-3000"}
Overview

Questa SLEC

Using the “specification” RTL and the “implementation” RTL as input, the Questa SLEC formal app automatically compares the two code blocks using an exhaustive formal analysis. No knowledge of formal or property specification languages is required.


Get in touch with our sales team 1-800-547-3000

image dvt-formal-verification flow diagram

Questa Property Check Resources

Key Features

Questa Sequential Logic Equivalence Check (SLEC)

Today's designs rely on complex industry standard interfaces that must be verified to ensure IP interoperability and system behavior. Whether a given interface is used without modification, or customized to help differentiate the end-product, integrating even mature IP can produce unexpected issues.

Automated, exhaustive SLEC

When an Exhaustive Comparison Is Essential

The Questa “SLEC” app uses formal analysis to exhaustively compare the “Specification” and “Implementation” RTL, identifying any differences in the output behavior of the two for all input, and all time. No knowledge of formal or property specification languages is required.

image dvt-formal-verification schematic

Ready to talk to someone today?

We're standing by to answer your questions.

Email us

Get in touch with our sales team 1-800-547-3000 or 1-503-685-8000

image of arrows

Join the IC Design Community

Join the discussion on new topics, features, content, and technical experts.

two squares on top of each other

Catapult Support

Access detailed documentation, on-demand training resources and more.

EDA Consulting

Helping you achieve maximum business impact by addressing your complex technology and enterprise challenges with a unique blend of development experience, design knowledge, and methodology expertise.

{"desc":"This site uses cookies in order to improve your user experience and to provide content tailored specifically to your interests. Detailed information on the use of cookies on this website is provided in our Privacy Policy. You can also manage your preferences there. By using this website, you consent to the use of cookies.","learnMoreText":"Learn More","learnMoreUrl":"https://new.siemens.com/global/en/general/cookie-notice.html","okText":"OK"}