{"showBreadcrumbs":true,"breadcrumbs":[{"title":"Siemens EDA Software","path":"/en-US/"},{"title":"IC Tool Portfolio","path":"/en-US/ic"},{"title":"Advanced Verification","path":"/en-US/ic/questa"},{"title":"Questa Formal","path":"/en-US/ic/questa/formal-verification"},{"title":"Connectivity Check","path":""}],"tagline":"Overview","title":"Questa Connectivity Check ","description":"Exhaustive verification of all static and dynamic connections is completed by the formal engines within a matter of hours vs. the weeks required with test bench simulation-based approaches.","pricingCurrency":"US$","image":{"url":"//images.ctfassets.net/17si5cpawjzf/6YH1gB6A6tSv0enyLByjJu/917ef18db409317ddd96f61bb985b8a8/connectcheck-flow-diagram-promo-640x480.jpg?w=640","alt":"Questa Connectivity Check provides exhaustive verification of all static and dynamic connections, completed by the formal engines within a matter of hours.","linkData":"{\"name\":\"connectcheck-flow-diagram-promo-640x480\",\"id\":\"6YH1gB6A6tSv0enyLByjJu\",\"contentType\":\"image/jpeg\"}"},"secondaryButton":{"text":"Read White Paper","resource":{"ids":["4so7ARbNzKj3s27AiWEWBL"],"mode":"selected","query":{"q":"Connectivity","sorts":[{"field":"publishedDate","order":"desc"}],"filters":[{"field":"collection","values":["resource"],"operator":"OR"}],"postFilters":[],"verboseLocalization":true},"idsQuery":{"size":1,"filters":[{"field":"collection","values":["resource"],"operator":"OR"},{"field":"id","values":["4so7ARbNzKj3s27AiWEWBL"],"operator":"OR"}],"verboseLocalization":true}},"env":"master"},"phoneIcon":true,"moreInformation":"Get in touch with our sales team 1-800-547-3000 "}
Exhaustive verification of all static and dynamic connections is completed by the formal engines within a matter of hours vs. the weeks required with test bench simulation-based approaches.
Get in touch with our sales team 1-800-547-3000
Questa Connectivity Check Resources
Key Features
The Idyllic Past vs. Modern Reality
Previously, a meticulous release engineer could manually inspect the DUT schematic, RTL code, and device specs for any connectivity discrepancies. Today, with modern “correct by construction” code generation tools and linting, the verification of connectivity between IPs in a SoC is a trivial task.
Automatically derives all the required assertions from your CSV or XML connectivity specifications, and displays them in an easy-to-understand tabular format.
Thorough Coverage
Exhaustive Connection Verification
Verifies on-chip bus, inter-block, control signal, clock and reset connections at the sub-system or SoC level. Exhaustively checks all modes of operation.
Speed
Fast Connectivity Verification
Completes exhaustive verification of all static and dynamic connections within a matter of hours. "Black boxes" interior areas of the IPs in your RTL to keep focus on the connectivity alone.
{"desc":"This site uses cookies in order to improve your user experience and to provide content tailored specifically to your interests. Detailed information on the use of cookies on this website is provided in our Privacy Policy. You can also manage your preferences there. By using this website, you consent to the use of cookies.","learnMoreText":"Learn More","learnMoreUrl":"https://new.siemens.com/global/en/general/cookie-notice.html","okText":"OK"}
This site uses cookies in order to improve your user experience and to provide content tailored specifically to your interests. Detailed information on the use of cookies on this website is provided in our Privacy Policy. You can also manage your preferences there. By using this website, you consent to the use of cookies.
