Reset-domain crossings (RDCs) can expose a design to data loss or control signal corruption, just like clock-domain crossings. Questa RDC formally and exhaustively verifies reset-domain crossings, providing a high-value, low-effort path to extending your domain crossing verification to RDCs.
Questa RDC is designed to automatically employ formal analysis to exhaustively identify RDC issues in your design. Specifically, taking your RTL as input, Questa RDC automatically performs an exhaustive, bottom-up reset tree analysis, then automatically generates and proves assertions that cover numerous reset-domain specific structural checks.
Direct reuse of Questa CDC RTL-level setups, constraints, waivers, and results enables reset-domain and clock groupings to be automatically inferred and reported. Automated incorporation of synthesis design constraints (SDC), Liberty models, and Unified Power Format (UPF) specifications further expedites bring-up.
Support for experts and novices
Reset signaling and clock groupings are automatically inferred and reported with each run to confirm there are no unexpected changes. Questa RDC pinpoints all potential RDC issues and automatically identifies any existing RDC synchronization structures. No testbench is required. Custom synchronizers can be created for proprietary synchronization strategies.
Verification Academy provides the skills necessary to mature an organization's functional verification process capabilities, providing a methodological bridge between high-level value propositions and the low-level details.
Insight and updates on concepts, values, standards, methodologies, and examples to assist with the understanding of what advanced functional verification technologies can do and how to most effectively apply them.
The Verification Horizons publication provides concepts, values, methodologies and examples to assist with the understanding of what advanced functional verification technologies can do and how to most effectively apply them.