{"showBreadcrumbs":true,"breadcrumbs":[{"title":"Siemens EDA Software","path":"/en-US/"},{"title":"IC Tool Portfolio","path":"/en-US/ic"},{"title":"Advanced Verification","path":"/en-US/ic/questa"},{"title":"Questa CDC","path":"/en-US/ic/questa/cdc"},{"title":"Questa RDC ","path":""}],"tagline":"Overview","title":"Questa RDC Verification","description":"Questa RDC leverages the CDC path and waiver information taken from Questa CDC analysis, then executes a comprehensive, formal-based analysis that focuses on the actual functional reset-domain crossing paths for high throughput and the most deterministic path to actionable results.","pricingCurrency":"US$","image":{"url":"https://images.sw.cdn.siemens.com/siemens-disw-assets/public/1OAECtyzzIrv6oJ14VLACV/en-US/dvt-factsheet-as42807981-promo-640x480.jpg?w=640","alt":"Questa Factsheets provide detailed product descriptions and specifications.","linkData":"{\"name\":\"dvt-factsheet-as42807981-promo-640x480\",\"id\":\"1OAECtyzzIrv6oJ14VLACV\",\"contentType\":\"image/jpeg\"}"},"secondaryButton":{"text":"Read Fact Sheet","env":"master","resource":{"ids":["58bizfy1a0kPTt3lUoqQT8"],"mode":"selected","query":{"q":"questa","sorts":[{"field":"publishedDate","order":"desc"}],"filters":[{"field":"collection","values":["resource"],"operator":"OR"}],"postFilters":[{"field":"resourceType","values":["Fact Sheet"],"operator":"OR"}],"verboseLocalization":true},"idsQuery":{"size":1,"filters":[{"field":"collection","values":["resource"],"operator":"OR"},{"field":"id","values":["58bizfy1a0kPTt3lUoqQT8"],"operator":"OR"}],"verboseLocalization":true}},"locale":"en-US"},"phoneIcon":true,"moreInformation":"Contact our sales team at 800-547-3000"}
Overview

Questa RDC Verification

Questa RDC leverages the CDC path and waiver information taken from Questa CDC analysis, then executes a comprehensive, formal-based analysis that focuses on the actual functional reset-domain crossing paths for high throughput and the most deterministic path to actionable results.


Contact our sales team at 800-547-3000

Questa Factsheets provide detailed product descriptions and specifications.

Questa RDC Resources

The increase in reset signaling complexity, along with the emergence of multiple reset signaling networks in devices, is creating new verification challenges that cannot be addressed by RTL simulation. Questa RDC uses formal analysis methods to identify reset-domain crossing issues.

Key Features

Questa RDC Verification

Reset-domain crossings (RDCs) can expose a design to data loss or control signal corruption, just like clock-domain crossings. Questa RDC formally and exhaustively verifies reset-domain crossings, providing a high-value, low-effort path to extending your domain crossing verification to RCDs.

{"items":[{"title":" Sophisticated, Exhaustive Analysis","subtitle":"High performance","description":"<p>Questa RDC is designed to automatically employ formal analysis to exhaustively identify RDC issues in your design. Specifically, taking your RTL as input, Questa RDC automatically performs an exhaustive, bottom-up reset tree analysis, then automatically generates and proves assertions that cover numerous reset-domain specific structural checks.</p>","image":"https://images.sw.cdn.siemens.com/siemens-disw-assets/public/yaQZ2evuslY0XmWhHKoha/en-US/dvt-questa-clock-domain-crossing-cdc-product-is1204740322-640x360.jpg?w=640&q=60","imageAlt":"Questa CDC finds errors using structural analysis to detect clock-domains, synchronizers, and low power structures via the UPF. Questa RDC formally verifies reset domain crossings to exhaustively identify reset domain crossing issues in SoC and system designs. Questa Signoff CDC automatically generates and analyzes assertions to rapidly identify chip-killing glitches and other clock domain crossing issues.","imageTitle":"Questa CDC finds errors using structural analysis to detect clock-domains, synchronizers, and low power structures via the UPF. Questa RDC formally verifies reset domain crossings to exhaustively identify reset domain crossing issues in SoC and system designs. Questa Signoff CDC automatically generates and analyzes assertions to rapidly identify chip-killing glitches and other clock domain crossing issues.","rightIcon":"fal fa-long-arrow-right fa-lg"},{"title":"Rapid Bring-Up","subtitle":"Easy set-up","description":"<p>Direct reuse of Questa CDC RTL-level\r setups, constraints, waivers, and results enables reset-domain\r and clock groupings to be automatically inferred and\r reported. Automated incorporation of synthesis design\r constraints (SDC), Liberty models, and Unified Power Format\r (UPF) specifications further expedites bring-up.</p>","image":"https://images.sw.cdn.siemens.com/siemens-disw-assets/public/yaQZ2evuslY0XmWhHKoha/en-US/dvt-questa-clock-domain-crossing-cdc-product-is1204740322-640x360.jpg?w=640&q=60","imageAlt":"Questa CDC finds errors using structural analysis to detect clock-domains, synchronizers, and low power structures via the UPF. Questa RDC formally verifies reset domain crossings to exhaustively identify reset domain crossing issues in SoC and system designs. Questa Signoff CDC automatically generates and analyzes assertions to rapidly identify chip-killing glitches and other clock domain crossing issues.","imageTitle":"Questa CDC finds errors using structural analysis to detect clock-domains, synchronizers, and low power structures via the UPF. Questa RDC formally verifies reset domain crossings to exhaustively identify reset domain crossing issues in SoC and system designs. Questa Signoff CDC automatically generates and analyzes assertions to rapidly identify chip-killing glitches and other clock domain crossing issues.","rightIcon":"fal fa-long-arrow-right fa-lg"},{"title":"Ease of Use","subtitle":"Support for experts & novices","description":"<p>Reset signaling and clock groupings are\r automatically inferred and reported with each run to confirm\r there are no unexpected changes. Questa RDC pinpoints all\r potential RDC issues and automatically identifies any existing\r RDC synchronization structures. No testbench is required. Custom synchronizers can be created\r for proprietary synchronization strategies.</p>","image":"https://images.sw.cdn.siemens.com/siemens-disw-assets/public/yaQZ2evuslY0XmWhHKoha/en-US/dvt-questa-clock-domain-crossing-cdc-product-is1204740322-640x360.jpg?w=640&q=60","imageAlt":"Questa CDC finds errors using structural analysis to detect clock-domains, synchronizers, and low power structures via the UPF. Questa RDC formally verifies reset domain crossings to exhaustively identify reset domain crossing issues in SoC and system designs. Questa Signoff CDC automatically generates and analyzes assertions to rapidly identify chip-killing glitches and other clock domain crossing issues.","imageTitle":"Questa CDC finds errors using structural analysis to detect clock-domains, synchronizers, and low power structures via the UPF. Questa RDC formally verifies reset domain crossings to exhaustively identify reset domain crossing issues in SoC and system designs. Questa Signoff CDC automatically generates and analyzes assertions to rapidly identify chip-killing glitches and other clock domain crossing issues.","rightIcon":"fal fa-long-arrow-right fa-lg"}],"env":"master","locale":"en-US"}

High performance

Sophisticated, Exhaustive Analysis

<p>Questa RDC is designed to automatically employ formal analysis to exhaustively identify RDC issues in your design. Specifically, taking your RTL as input, Questa RDC automatically performs an exhaustive, bottom-up reset tree analysis, then automatically generates and proves assertions that cover numerous reset-domain specific structural checks.</p>

Questa CDC finds errors using structural analysis to detect clock-domains, synchronizers, and low power structures via the UPF. Questa RDC formally verifies reset domain crossings to exhaustively identify reset domain crossing issues in SoC and system designs. Questa Signoff CDC automatically generates and analyzes assertions to rapidly identify chip-killing glitches and other clock domain crossing  issues.

Easy set-up

Rapid Bring-Up

<p>Direct reuse of Questa CDC RTL-level setups, constraints, waivers, and results enables reset-domain and clock groupings to be automatically inferred and reported. Automated incorporation of synthesis design constraints (SDC), Liberty models, and Unified Power Format (UPF) specifications further expedites bring-up.</p>

Questa CDC finds errors using structural analysis to detect clock-domains, synchronizers, and low power structures via the UPF. Questa RDC formally verifies reset domain crossings to exhaustively identify reset domain crossing issues in SoC and system designs. Questa Signoff CDC automatically generates and analyzes assertions to rapidly identify chip-killing glitches and other clock domain crossing  issues.

Support for experts & novices

Ease of Use

<p>Reset signaling and clock groupings are automatically inferred and reported with each run to confirm there are no unexpected changes. Questa RDC pinpoints all potential RDC issues and automatically identifies any existing RDC synchronization structures. No testbench is required. Custom synchronizers can be created for proprietary synchronization strategies.</p>

Questa CDC finds errors using structural analysis to detect clock-domains, synchronizers, and low power structures via the UPF. Questa RDC formally verifies reset domain crossings to exhaustively identify reset domain crossing issues in SoC and system designs. Questa Signoff CDC automatically generates and analyzes assertions to rapidly identify chip-killing glitches and other clock domain crossing  issues.

Contact your local sales representative

Product and Sales Information:

Call: 800-547-3000 or 503-685-8000

Email us

Verification Academy

Verification Academy provides the skills necessary to mature an organization's functional verification process capabilities, providing a methodological bridge between high-level value propositions and the low-level details.

Verification Horizons Blog

Insight and updates on concepts, values, standards, methodologies, and examples to assist with the understanding of what advanced functional verification technologies can do and how to most effectively apply them.

Verification Horizons Issue

The Verification Horizons publication provides concepts, values, methodologies and examples to assist with the understanding of what advanced functional verification technologies can do and how to most effectively apply them.