ModelSim
ModelSim simulates behavioral, RTL and gate-level code, delivering increased design quality and debug productivity and platform-independent compile with outstanding performance. Single Kernel Simulator technology enables transparent mixing of VHDL and Verilog in one design.
Get in touch with our sales team 1-800-547-3000
Native Compiled, Single Kernel Simulator Technology
ModelSim packs an unprecedented level of verification capabilities into a cost-effective HDL simulation solution and delivers a powerful simulation solution ideally suited for the verification of small and medium sized FPGA designs, especially designs with complex, mission critical functionality.
ModelSim’s advanced code coverage capabilities provide valuable metrics for systematic verification and ease of use lowers the barriers for leveraging verification resources. All coverage information is stored in the highly efficient UCDB database. Coverage results can be viewed interactively, post-simulation, or after a merge of multiple simulation runs.
","image":"//images.ctfassets.net/17si5cpawjzf/2qmaXNu3a7LQ6jAbcdLhHc/3830fb4d13d2fb3a49961d2823e79783/modelsim-pe-promo-640x480.jpg?w=640&q=60","rightIcon":"fal fa-long-arrow-right fa-lg"},{"title":"Mixed HDL Simulation","subtitle":"Mixed language simulation","description":"Comprehensive support of Verilog, SystemVerilog for Design, VHDL, and SystemC provide a solid foundation for single and multi-language design verification environments. An easy-to-use and unified debug and simulation environment provide FPGA designers the advanced capabilities they need.
","image":"//images.ctfassets.net/17si5cpawjzf/76uuNBBANPxbjGA904Ta2A/8fa08c4bd1b99ba0a3b122bd229ffbe5/modelsim-mixed-hdl-simulation-is5823495-promo-640x480.jpg?w=640&q=60","rightIcon":"fal fa-long-arrow-right fa-lg"},{"title":"Intuitive Debug Environment","subtitle":"Fast time-to-debug","description":"ModelSim eases the process of finding design defects with an intelligently engineered debug environment that efficiently displays design data for analysis and debug of all languages. A broad set of intuitive capabilities for Verilog, VHDL and SystemC make it the ideal choice for ASIC and FPGA design.
","image":"//images.ctfassets.net/17si5cpawjzf/3lhawhJHNcN8zBNDL5aDrn/7834010deaf94d791c4d4bff4f9065e9/intuitive-debug-environment-is17706322-promo-640x480.jpg?w=640&q=60","rightIcon":"fal fa-long-arrow-right fa-lg"}],"env":"master"}Fast time to coverage closure
Advanced Code Coverage
ModelSim’s advanced code coverage capabilities provide valuable metrics for systematic verification and ease of use lowers the barriers for leveraging verification resources. All coverage information is stored in the highly efficient UCDB database. Coverage results can be viewed interactively, post-simulation, or after a merge of multiple simulation runs.
Mixed language simulation
Mixed HDL Simulation
Comprehensive support of Verilog, SystemVerilog for Design, VHDL, and SystemC provide a solid foundation for single and multi-language design verification environments. An easy-to-use and unified debug and simulation environment provide FPGA designers the advanced capabilities they need.
Fast time-to-debug
Intuitive Debug Environment
ModelSim eases the process of finding design defects with an intelligently engineered debug environment that efficiently displays design data for analysis and debug of all languages. A broad set of intuitive capabilities for Verilog, VHDL and SystemC make it the ideal choice for ASIC and FPGA design.
Ready to talk to someone today?
We're standing by to answer your questions.
Get in touch with our sales team 1-800-547-3000 or 1-503-685-8000
Join the IC Design Community
Join the discussion on new topics, features, content, and technical experts.
Training and support
Access detailed user application notes, training resources and more.
EDA Consulting
Helping you achieve maximum business impact by addressing your complex technology and enterprise challenges with a unique blend of development experience, design knowledge, and methodology expertise.
