{"showBreadcrumbs":true,"breadcrumbs":[{"title":"Siemens EDA Software","path":"/en-US/"},{"title":"IC Tool Portfolio","path":"/en-US/ic"},{"title":"ModelSim","path":""}],"tagline":"Overview","title":"ModelSim","description":"ModelSim simulates behavioral, RTL, and gate-level code - delivering increased design quality and debug productivity with platform-independent compile. Single Kernel Simulator technology enables transparent mixing of VHDL and Verilog in one design.","pricingCurrency":"US$","image":{"url":"https://images.sw.cdn.siemens.com/siemens-disw-assets/public/6hMvDfaKNzQlG6oMKNPWYR/en-US/eda-sw-ic-design-custom-design-is1211223669-promo-640x480.jpg?w=640","alt":"eda ic design chip","linkData":"{\"name\":\"eda-sw-ic-design-custom-design-is1211223669-promo-640x480\",\"id\":\"6hMvDfaKNzQlG6oMKNPWYR\",\"contentType\":\"image/jpeg\"}"},"secondaryButton":{"text":"Read Fact Sheet","resource":{"mode":"selected","ids":["2K3iDKrGkY0wQubi00xsxL"],"query":{"verboseLocalization":true,"filters":[{"field":"collection","values":["resource"],"operator":"OR"}],"postFilters":[],"sorts":[{"field":"publishedDate","order":"desc"}],"q":"ModelSim"},"idsQuery":{"verboseLocalization":true,"size":1,"filters":[{"field":"collection","values":["resource"],"operator":"OR"},{"field":"id","values":["2K3iDKrGkY0wQubi00xsxL"],"operator":"OR"}]}},"env":"master","locale":"en-US"},"phoneIcon":true,"moreInformation":"Get in touch with our sales team 1-800-547-3000"}
Overview

ModelSim

ModelSim simulates behavioral, RTL, and gate-level code - delivering increased design quality and debug productivity with platform-independent compile. Single Kernel Simulator technology enables transparent mixing of VHDL and Verilog in one design.


Get in touch with our sales team 1-800-547-3000

eda ic design chip
KEY FEATURES

Native Compiled, Single Kernel Simulator Technology

ModelSim packs an unprecedented level of verification capabilities into a cost-effective HDL simulator and is ideally suited for the verification of small and medium-sized FPGA designs – especially designs with complex, mission-critical functionality.

{"sectionHeading":null,"items":[{"title":"Advanced Code Coverage","subtitle":"Fast time to coverage closure","description":"<p>ModelSim’s advanced code coverage capabilities provide valuable metrics for systematic verification. Plus, ModelSim’s ease of use lowers the barriers for leveraging verification resources. All coverage information is stored in the highly efficient UCDB database. Coverage results can be viewed interactively, post-simulation, or after a merge of multiple simulation runs.</p>","image":"https://images.sw.cdn.siemens.com/siemens-disw-assets/public/2qmaXNu3a7LQ6jAbcdLhHc/en-US/modelsim-pe-promo-640x480.jpg?w=640&q=60","imageAlt":"ModelSim code coverage screenshot","imageTitle":"ModelSim code coverage screenshot","rightIcon":"fal fa-long-arrow-right fa-lg"},{"title":"Mixed HDL Simulation","subtitle":"Mixed language simulation","description":"<p>Comprehensive support of Verilog, SystemVerilog for Design, VHDL, and SystemC provide a solid foundation for single and multi-language design verification environments. An easy-to-use and unified environment provides FPGA designers the advanced capabilities they need for debugging and simulation.</p>","image":"https://images.sw.cdn.siemens.com/siemens-disw-assets/public/76uuNBBANPxbjGA904Ta2A/en-US/modelsim-mixed-hdl-simulation-is5823495-promo-640x480.jpg?w=640&q=60","rightIcon":"fal fa-long-arrow-right fa-lg"},{"title":"Intuitive Debug Environment","subtitle":"Fast time-to-debug","description":"<p>ModelSim eases the process of finding design defects with an intelligently engineered debug environment that efficiently displays design data for analysis and debug of all hardware description languages. A broad set of intuitive capabilities for Verilog, VHDL and SystemC make it the ideal choice for ASIC and FPGA design.</p>","image":"https://images.sw.cdn.siemens.com/siemens-disw-assets/public/3lhawhJHNcN8zBNDL5aDrn/en-US/intuitive-debug-environment-is17706322-promo-640x480.jpg?w=640&q=60","rightIcon":"fal fa-long-arrow-right fa-lg"}],"env":"master","locale":"en-US"}

Fast time to coverage closure

Advanced Code Coverage

<p>ModelSim’s advanced code coverage capabilities provide valuable metrics for systematic verification. Plus, ModelSim’s ease of use lowers the barriers for leveraging verification resources. All coverage information is stored in the highly efficient UCDB database. Coverage results can be viewed interactively, post-simulation, or after a merge of multiple simulation runs.</p>

ModelSim code coverage screenshot

Mixed language simulation

Mixed HDL Simulation

<p>Comprehensive support of Verilog, SystemVerilog for Design, VHDL, and SystemC provide a solid foundation for single and multi-language design verification environments. An easy-to-use and unified environment provides FPGA designers the advanced capabilities they need for debugging and simulation.</p>

Fast time-to-debug

Intuitive Debug Environment

<p>ModelSim eases the process of finding design defects with an intelligently engineered debug environment that efficiently displays design data for analysis and debug of all hardware description languages. A broad set of intuitive capabilities for Verilog, VHDL and SystemC make it the ideal choice for ASIC and FPGA design.</p>

Ready to talk to someone today?

We're standing by to answer your questions.

Email us

Get in touch with our sales team 1-800-547-3000 or 1-503-685-8000


image of arrows

Join the IC Design Community

Join the discussion on new topics, features, content, and technical experts.

two squares on top of each other

Training and support

Access detailed user application notes, training resources and more.

Consulting Services Icon

EDA Consulting

Helping you achieve maximum business impact by addressing your complex technology and enterprise challenges with a unique blend of development experience, design knowledge, and methodology expertise.