Gencellicon
Constraint Builder
Generate timing constraints from RTL or Netlist. Extract, visualize and analyze design clocking structure and propagation for various modes for any layer of hierarchy. Constraints Builder generates any type of constraints for any mode for various downstream SOC design processes.
Why Constraints Builder?
Constraints builder is the formal constraints compiler tool that automatically generates SDC for any mode and level of hierarchy, shortening the timing closure cycle. Constraints builder automatically compiles, hierarchically propagates and manages sign-off quality correct-by-construction timing constraints for various applications.
Multi-Mode Constraints Generation only RTL or Gates
Constraints Builder generates comprehensive timing constraints in SDC format for any design hierarchy and for any mode. No knowledge of SDC syntax is required.
Constraints Management
Constraints Builder offers management of timing constraints and a seamless Excel interface to modify timing constraints externally. The interface allows designers to use spreadsheets format to review and modify the timing data.
Constraints Promotion
Constraints Builder’s multi-propagation capabilities provide flexibility for designer to generate proper top-level constraints savings weeks of designer manual editing and eliminating risk of missing constraints.
Frequently asked questions
The process of generating constraints starts with discovery, where the tool starts at end points, identifies clocks and modes through backward propagation of design layers, allowing designers to visualize clocking structure and determine the modes in the design.