Overview
Calibre nmDRC
Accelerate tapeout with faster verification. As designs grow and errors rise, Calibre nmDRC cuts total cycle time with advanced capabilities that go beyond traditional design rule checking.
Industry-Leading Sign-Off Design Rule Checking
The Calibre nmDRC platform has been adopted as the internal sign-off design rule checking solution for all major foundries for over 25 years, due to its continuous innovation in functionality to meet the most complex rule needs, as well as its industry-leading performance and capacity.
Preferred Foundry Sign-Off Tool
The Calibre nmDRC technology is used internally by all major foundries for process definition, resulting in rule files and rule decks that define the process requirements and set the benchmark for other companies’ design rule checking tool qualifications.
Constant Innovation
With innovative features like equation-based design rule checking and other advanced syntaxes, the Calibre nmDRC solution enables the implementation of complex new check requirements without requiring underlying engine modification.
Industry leading performance and capacity
The Calibre nmDRC hierarchical processing engine continues to set the industry benchmark for performance, scaling, and capacity. Extended with industry-leading scaling technology, the Calibre nmDRC platform enables the fastest runtimes with low memory and core counts.
Ready to learn more about Calibre?
We're standing by to answer your questions! Get in touch with our team today
Call: 1-800-547-3000
Calibre consulting services
We help you adopt, deploy, customize and optimize your complex design environments. Direct access to engineering and product development lets us tap into deep domain and subject matter expertise.
Support center
The Siemens Support Center provides you with everything in one easy-to-use location -
knowledgebase, product updates, documentation, support cases, license/order information and more.
Design with Calibre blog
The Calibre tool suite delivers accurate, efficient, comprehensive IC verification and optimization across all process nodes and design styles while minimizing resource usage and tapeout schedules.