Overview
Calibre RealTime Custom
The Calibre RealTime Custom interface enables on-demand Calibre sign-off design rule checking for custom and analog/mixed-signal design flows, improving both design speed and the quality of results by providing immediate feedback on design rule violations and recommended rule compliance.
Get in touch with our technical team: 1-800-547-3000
Calibre DRC Confidence in Custom Design
The award-winning Calibre RealTime Custom interface lets custom/AMS IC designers perform fixes and what-if analysis during implementation, and adjust layouts to produce designs that are DRC-clean, resistant to manufacturing variability, and optimized for performance and operational characteristics.
Immediate DRC Feedback
Provides immediate DRC feedback using standard foundry-qualified Calibre rule decks and analysis engines during layout creation and editing.
In-Memory DRC Checking
In-memory checking ensures best performance, enabling designers to perform what-if analysis on design to reduce DRC iterations and optimize designs by enabling them to make the optimum DRC fix.
Built-in Error Review
The Calibre RealTime Custom interface enables a built-in error review toolbar in the design environment. In addition, the Calibre RealTime Custom results viewer enhances ease of use by using the same look-and-feel as the Calibre RVE results viewer.
Ready to learn more about Calibre?
We're standing by to answer your questions! Get in touch with our team today:
Call: 1-800-547-3000
Calibre consulting services
We help you adopt, deploy, customize and optimize your complex design environments. Direct access to engineering and product development lets us tap into deep domain and subject matter expertise.
Support center
The Siemens Support Center provides you with everything in one easy-to-use location -
knowledgebase, product updates, documentation, support cases, license/order information and more.
Design with Calibre blog
Across all process nodes and design styles, the Calibre tool suite delivers accurate, efficient, comprehensive IC verification and optimization, while minimizing resource usage and tapeout schedules.