Calibre DESIGNrev

Overview

Calibre DESIGNrev

The Calibre DESIGNrev tool is a fast, flexible chip-finishing platform that helps reduce cycle time from chip assembly to sign-off verification. Engineers can quickly and efficiently handle the largest layouts, using advanced debugging features to visualize and fix errors.


Get in touch with our technical team: 1-800-547-3000

Virtual chip schematic overlaid on board | The Calibre DESIGNrev tool is a fast, flexible chip-finishing platform that helps reduce cycle time from chip assembly to sign-off verification.

Calibre DESIGNrev Resources

Key Features

Flexible Chip Finishing to Reduce Time to Tapeout

The Calibre DESIGNrev tool assembles and displays the largest layouts quickly and efficiently, enables key automation and collaboration features, and integrates closely with other Calibre tools to ultimately allow design teams to optimize their time to market.

Maximize Productivity

Fast, High-Capacity Layout Loading

The Calibre DESIGNrev tool loads the largest advanced node designs quickly and efficiently, using a next-generation loading engine that allows users to maximize their productivity when debugging and fixing verification errors. Cache files easily enable even faster loading for entire teams without compromising usability features.

light rays emanating from chip | The Calibre DESIGNrev tool loads the largest advanced node designs quickly and efficiently, using a next-generation loading engine that allows users to maximize their productivity when debugging and fixing verification errors.

Flexibility

Robust, Efficient Chip Assembly

The Calibre DESIGNrev FileMerge functionality supports a variety of chip assembly and editing flows to create full-chip layouts ready for sign-off verification without the heavy hardware requirements of traditional design tools. Flexible features allow design teams to build flows that work throughout their design cycle.

chips on board with connections transmitting signals | The Calibre DESIGNrev FileMerge functionality supports a variety of chip assembly and editing flows to create full-chip layouts ready for sign-off verification without the heavy hardware requirements of traditional design tools.

Automate Routine Tasks

Comprehensive Scripting API

The Calibre DESIGNrev Tcl/Tk API lets designers access the entire layout database contents and control tool behavior, allowing design teams to automate recurring, tedious, and error-prone tasks. CAD teams can easily deploy these scripts to many users, standardizing user flows and reporting within their organization.

chip projecting virtual binary code/screen display | The Calibre DESIGNrev Tcl/Tk API lets designers access the entire layout database contents and control tool behavior, allowing design teams to automate recurring, tedious, and error-prone tasks.

Ready to learn more about Calibre?

We're standing by to answer your questions! Get in touch with our team today:

Call: 1-800-547-3000

Send an email

Consulting Services Icon

Calibre Consulting Services

We help you adopt, deploy, customize, and optimize your complex design environments. Direct access to engineering and product development lets us tap into deep domain and subject matter expertise.

two squares on top of each other

Support Center

The Siemens Support Center provides you with everything in one easy-to-use location – knowledgebase, product updates, documentation, support cases, license/order information, and more.

Design with Calibre Blog

Across all process nodes and design styles, the Calibre toolsuite delivers accurate, efficient, comprehensive IC verification and optimization, while minimizing resource usage and tapeout schedules.