The Calibre xL tool offers designers fast, and accurate extraction of full-chip frequency dependent loop inductance and loop resistance, and automatically accounts for return path change with frequency. Calibre xL extraction highly correlates with field solvers and provides silicon-tested accuracy.
Get in touch with our technical team: 1-800-547-3000
Increasing operating frequencies for analog/RF designs mean interconnect inductance parasitic extraction is now required to ensure accurate circuit performance and high reliability. Automated field solver-based inductance extraction of both self and mutual parasitics enables IC companies to deliver analog/RF chips that provide the intended level of performance and reliability.
With increasing operating frequencies, interconnect lines exhibit inductive effects, with significant impact on chip behavior and performance. Parasitic on-chip inductance extraction is crucial for accurate simulation and timely tape-out of high-frequency RF, mixed signal and custom digital designs.
Full-chip parasitic self-inductance extraction. Accurate frequency-dependent loop inductance and resistance extraction. Efficient model order reduction. Return-path selection and net-based extraction frequency selection.
Fully integrated with Calibre LVS, xACT, and xRC. Accurate analysis of high-frequency effects in nm technology. Easy re-simulation without loss of accuracy. Silicon-tested accuracy for analog, RF and custom digital designs.
We're standing by to answer your questions! Get in touch with our team today:
Call: 1-800-547-3000
We help you adopt, deploy, customize and optimize your complex design environments. Direct access to engineering and product development lets us tap into deep domain and subject matter expertise.
The Siemens Support Center provides you with everything in one easy-to-use location -
knowledgebase, product updates, documentation, support cases, license/order information and more.
Across all process nodes and design styles, the Calibre tool suite delivers accurate, efficient, comprehensive IC verification and optimization, while minimizing resource usage and tapeout schedules.