1. Home
{"heading":"High-Level Synthesis & Verification","shareURL":"https://eda.sw.siemens.com/en-US/ic/ic-design/high-level-synthesis-and-verification-platform/","children":"<p>Worried your next RTL project will be late? Will your new “secret sauce” design be good enough, or will it consume too much power? How will you verify it’s functionally correct and optimally crafted before committing to RTL? Catapult High-Level Synthesis (HLS) &amp; High-Level Verification changes the game.</p>"}

High-Level Synthesis & Verification

<p>Worried your next RTL project will be late? Will your new “secret sauce” design be good enough, or will it consume too much power? How will you verify it’s functionally correct and optimally crafted before committing to RTL? Catapult High-Level Synthesis (HLS) &amp; High-Level Verification changes the game.</p>
{"items":[],"resource":{"mode":"selected","ids":["117nas4GgrkL7g0WNcgyYw"],"query":{"verboseLocalization":true,"filters":[{"field":"collection","values":["resource"],"operator":"OR"}],"postFilters":[],"sorts":[{"field":"publishedDate","order":"desc"}],"q":"High-Level Synthesis Datasheet"},"idsQuery":{"verboseLocalization":true,"size":1,"filters":[{"field":"collection","values":["resource"],"operator":"OR"},{"field":"id","values":["117nas4GgrkL7g0WNcgyYw"],"operator":"OR"}]}},"env":"master","locale":"en-US"}
Trends & Technologies

RTL Design & Verification is Too Slow & Expensive

RTL productivity, especially for new and complex value-add blocks, has stalled. The design and verification challenges of creating new and novel architectures that deliver advantages in silicon for Wireless, 5G, ML, or Video/Image processing isn’t making life any easier for design
teams.

Architecture Exploration

Will your hardware be system performance limited? Did you pick the right fundamental memory architecture? Or did you only find out during system integration and test that real-world performance isn’t what you needed?

Are You Still Debugging RTL?

Discovering bugs late in RTL means missed opportunities, less competitive silicon, tape out delays and ECO headaches. HLS design and verification delivers right-first-time RTL designs, with reduced server and tool cost.

Optimal Power Performance and Area

Delivering an optimal balance of Performance, Power and Area for your design needs is hard. Too little performance, too much power or too much area and you might miss a product cycle. Leverage HLS to design better and faster.

{"items":[{"title":"Catapult High-Level Synthesis ","subtitle":"Resource Library","background":"light-gray","description":"<p>Take a look to find out how the Catapult high-level synthesis platform enables you to do more, and do it better. Learn about Deep Learning, Computer Vision, Communications, Video, and more with just a click. Siemens&#39; High-Level Synthesis and Verification (HLS &amp; HLV) tools deliver the competitive edge you need.</br></br></p>","button":{"text":"Explore Resources","url":"/en-US/ic/catapult-high-level-synthesis/resources"},"image":"https://images.sw.cdn.siemens.com/siemens-disw-assets/public/3WHOXXFzxS7wiWOrxsTYpS/en-US/catapult-hls-resource-library-promo-640x480.jpg?w=640&q=60","rightIcon":"fal fa-long-arrow-right fa-lg"}],"env":"master","locale":"en-US"}

Resource Library

Catapult High-Level Synthesis

<p>Take a look to find out how the Catapult high-level synthesis platform enables you to do more, and do it better. Learn about Deep Learning, Computer Vision, Communications, Video, and more with just a click. Siemens&#39; High-Level Synthesis and Verification (HLS &amp; HLV) tools deliver the competitive edge you need.</br></br></p>

C++/SystemC Synthesis Resources