1. Home
  2. Siemens EDA Software
  3. IC Tool Portfolio
  4. Catapult High-Level Synthesis

Catapult High-Level Synthesis and Verification

The broadest portfolio of hardware design solutions for C++ and SystemC-based
High-Level Synthesis (HLS). Catapult's physically-aware, multi-VT mode, with
Low-Power estimation and optimization, plus a range of leading Verification
solutions make HLS from Siemens more than just "C to RTL".

{"items":[],"resource":{"mode":"selected","ids":["117nas4GgrkL7g0WNcgyYw"],"query":{"verboseLocalization":true,"filters":[{"field":"collection","values":["resource"],"operator":"OR"}],"postFilters":[],"sorts":[{"field":"publishedDate","order":"desc"}],"q":"High-Level Synthesis Datasheet"},"idsQuery":{"verboseLocalization":true,"size":1,"filters":[{"field":"collection","values":["resource"],"operator":"OR"},{"field":"id","values":["117nas4GgrkL7g0WNcgyYw"],"operator":"OR"}]}},"env":"master"}

Catapult High-Level Synthesis Solutions

Catapult Synthesis solutions from Siemens deliver C++ and SystemC language support, FPGA and ASIC independence, ASIC power estimation and optimization plus the latest in Physically aware multi-VT area and performance optimization.

Catapult HLS scheme

all

C++/SystemC Synthesis

A comprehensive HLS solution covering all your needs for the most complex ASIC and FPGA designs.

View Product
View Product
Catapult Low-Power

all

Low-Power Solutions

When it comes to early architecture power estimation, plus optimizing for low-power ASIC RTL, Catapult has what you need.

View Product
View Product
PHYSICALLY Aware HLS scheme

all

Physically Aware HLS

As geometries shrink, Catapult keeps pace with design portability, physical downstream data, and exceptional Quality of Results.

View Product
View Product

Catapult High-Level Verification Solutions

Everything you need to accelerate your High-Level Verification flow. Reduce Verification time and costs by up to 80% leveraging Design Checking, Code and Functional Coverage plus Formal.

catapult-design-checker-feature

all

Catapult Design Checker

Lint and formal analysis to validate your HLS designs for correctness before synthesis. Avoid design problems and QoR issues that can occur when coding for HLS.

View Product
View Product
fc catapult coverage

all

Catapult Coverage

Provides HLS-aware code coverage, including statement, branch, FEC, toggle and array access coverage. SV-inspired functional coverage with support for covergroups, coverpoints, bins and crosses.

View Product
View Product
slec system flow feature

all

Formal Verification

Check the correctness of RTL against your High-Level models using SLEC. Enabling proof that specification and implementation are identical despite differences in language, timing, or abstraction.

View Product
View Product
{"items":[{"title":"Catapult High-Level Synthesis ","subtitle":"Resource Library","description":"<p>Take a look to find out how the Catapult platform enables you to do more, and do it better. Deep Learning, Computer Vision, Communications, Video, and more with just a click. Siemens&#39; High-Level Synthesis and Verification (HLS &amp; HLV) solutions deliver the competitive edge you need.</br></br></p>","button":{"text":"Explore Resources","url":"/en-US/ic/catapult-high-level-synthesis/resources/"},"image":"https://images.sw.siemens-cdn.com/siemens-disw-assets/public/3WHOXXFzxS7wiWOrxsTYpS/en-US/catapult-hls-resource-library-promo-640x480.jpg?w=640&q=60","rightIcon":"fal fa-long-arrow-right fa-lg"}],"env":"master"}

Resource Library

Catapult High-Level Synthesis

<p>Take a look to find out how the Catapult platform enables you to do more, and do it better. Deep Learning, Computer Vision, Communications, Video, and more with just a click. Siemens&#39; High-Level Synthesis and Verification (HLS &amp; HLV) solutions deliver the competitive edge you need.</br></br></p>

Explore Resources