1. Home
  2. Siemens EDA Software
  3. IC Tool Portfolio
  4. Catapult High-Level Synthesis
{"heading":"Catapult High-Level Synthesis and Verification","shareURL":"https://eda.sw.siemens.com/en-US/ic/catapult-high-level-synthesis/","children":"<p>The broadest portfolio of hardware design solutions for C++ and SystemC-based</br>High-Level Synthesis (HLS). Catapult&#39;s physically-aware, multi-VT mode, with</br>Low-Power estimation and optimization, plus a range of leading Verification</br>solutions make HLS from Siemens more than just \"C to RTL\".</p>"}

Catapult High-Level Synthesis and Verification

<p>The broadest portfolio of hardware design solutions for C++ and SystemC-based</br>High-Level Synthesis (HLS). Catapult&#39;s physically-aware, multi-VT mode, with</br>Low-Power estimation and optimization, plus a range of leading Verification</br>solutions make HLS from Siemens more than just "C to RTL".</p>
{"items":[],"resource":{"mode":"selected","ids":["117nas4GgrkL7g0WNcgyYw"],"query":{"verboseLocalization":true,"filters":[{"field":"collection","values":["resource"],"operator":"OR"}],"postFilters":[],"sorts":[{"field":"publishedDate","order":"desc"}],"q":"High-Level Synthesis Datasheet"},"idsQuery":{"verboseLocalization":true,"size":1,"filters":[{"field":"collection","values":["resource"],"operator":"OR"},{"field":"id","values":["117nas4GgrkL7g0WNcgyYw"],"operator":"OR"}]}},"env":"master","locale":"en-US"}

Catapult High-Level Synthesis Solutions

Catapult Synthesis solutions from Siemens deliver C++ and SystemC language support, FPGA and ASIC independence, ASIC power estimation and optimization plus the latest in Physically aware multi-VT area and performance optimization.

Catapult High-Level Verification Solutions

Everything you need to accelerate your High-Level Verification flow. Reduce Verification time and costs by up to 80% leveraging Design Checking, Code and Functional Coverage plus Formal.

{"items":[{"title":"Catapult High-Level Synthesis ","subtitle":"Resource Library","background":"light-gray","description":"<p>Take a look to find out how the Catapult high-level synthesis platform enables you to do more, and do it better. Learn about Deep Learning, Computer Vision, Communications, Video, and more with just a click. Siemens&#39; High-Level Synthesis and Verification (HLS &amp; HLV) tools deliver the competitive edge you need.</br></br></p>","button":{"text":"Explore Resources","url":"/en-US/ic/catapult-high-level-synthesis/resources/"},"image":"https://images.sw.cdn.siemens.com/siemens-disw-assets/public/3WHOXXFzxS7wiWOrxsTYpS/en-US/catapult-hls-resource-library-promo-640x480.jpg?w=640&q=60","rightIcon":"fal fa-long-arrow-right fa-lg"}],"env":"master","locale":"en-US"}

Resource Library

Catapult High-Level Synthesis

<p>Take a look to find out how the Catapult high-level synthesis platform enables you to do more, and do it better. Learn about Deep Learning, Computer Vision, Communications, Video, and more with just a click. Siemens&#39; High-Level Synthesis and Verification (HLS &amp; HLV) tools deliver the competitive edge you need.</br></br></p>

Explore Resources
{"items":[{"title":"High-Level Synthesis and RTL Low-Power","background":"pale-blue","description":"<p>Broadest portfolio of hardware design solutions for C++ and SystemC-based High-Level Synthesis and High-Level Verification plus RTL low-power solutions for RTL regressions and optimization. Catapult&#39;s physically-aware, multi-VT mode, with Low-Power estimation and optimization, with leading Verification solutions make HLS more than just \"C to RTL\". Discover experts’ methodologies and reccs on real projects.</p>","button":{"text":"Register Today","url":"https://events.sw.siemens.com/en-US/realizelive/experiences/high-level-synthesis-and-rtl-low-power/?stc=wwdi112142"},"image":"https://images.sw.cdn.siemens.com/siemens-disw-assets/public/3riV4Ns0wqDITAhGwVkqrX/en-US/realize_04.jpg?w=640&q=60","imageAlt":"Realize Live","imageTitle":"Realize Live","rightIcon":"fal fa-long-arrow-right fa-lg"}],"env":"master","locale":"en-US"}

High-Level Synthesis and RTL Low-Power

<p>Broadest portfolio of hardware design solutions for C++ and SystemC-based High-Level Synthesis and High-Level Verification plus RTL low-power solutions for RTL regressions and optimization. Catapult&#39;s physically-aware, multi-VT mode, with Low-Power estimation and optimization, with leading Verification solutions make HLS more than just "C to RTL". Discover experts’ methodologies and reccs on real projects.</p>

Register Today
Realize Live